

Verilog Sudoku Solver

Magson Gao, Shreeyam Kacker

8								
		3	6					
	7			9		2		
	5				7			
			4	5	7			
		1				3		
		1				6	8	
		8	5				1	
	9					4		

Contents

1 Abstract	3
2 Nomenclature	3
3 Goals	4
Baseline	4
Expected	4
Stretch	4
4 Block Diagrams	5
5 Design and Overview	6
6 Subsystem Overview	6
Camera (camera.v)	6
Main FSM (top.v, Shreeyam)	6
Frame Parser (frame_parser.v, Shreeyam)	7
Character Recognition (char_rec.v, Shreeyam)	8
Video Playback (video_playback.v, Shreeyam)	8
Sudoku Solver (Magson)	9
7 Testing and Debugging	10
8 Challenges and Improvements	11
9 Conclusion	13
10 Acknowledgements	13
Shreeyam	13
11 Bibliography	14
A Verilog	15

1 Abstract

The aim of this project is to design and implement a Sudoku solver using digital logic written in Verilog HDL. In order to implement this solver it is necessary that the digital logic is written to follow the rules of Sudoku, use several key techniques for solving harder Sudoku and when it is necessary, how to guess values for cells in the Sudoku grid.

The techniques that have been implemented include the candidate line, naked group and hidden group methods. Whilst these methods are sufficient for solving most novice to intermediate level Sudoku, the most difficult Sudoku require backtracking. The previous guesses will be stored on a stack based architecture to allow for previous states of the grid to be restored. The purpose of implementing the aforementioned techniques is to significantly reduce the search space required for guessing, allowing the solution to be found in fewer clock cycles and requiring less memory to store previous guesses for the typical Sudoku. The FPGA that will be used is that on the Digilent Nexys 4 development board.

2 Nomenclature

In this section, the nomenclature used in subsequent sections is defined. The squares containing a single digit in Figure 2.1 is defined as a cell and the 3 by 3 block of cells highlighted by the thickened border is a square. Each 9 cell row and 9 cell column are referred to as a row and column respectively.

	2		5		1		9	
8			2		3			6
	3			6			7	
		1				6		
5	4					1	9	
		2			7			
	9			3			8	
2			8		4			7
	1		9		7		6	

Unsolved Sudoku

4	2	6	5	7	1	3	9	8
8	5	7	2	9	3	1	4	6
1	3	9	4	6	8	2	7	5
9	7	1	3	8	5	6	2	4
5	4	3	7	2	6	8	1	9
6	8	2	1	4	9	7	5	3
7	9	4	6	3	2	5	8	1
2	6	5	8	1	4	9	3	7
3	1	8	9	5	7	4	6	2

Solved Sudoku

Figure 2.1: Example unsolved and solved Sudoku puzzles.

3 Goals

Baseline

1. Character recognition from image uploaded into ROM (Shreeyam)
2. Single position solver (Magson)
3. Candidate line solver (Magson)

Expected

1. Naked pair and triple solvers (Magson)
2. Hidden pair and triple solvers (Magson)
3. Video display for solved sudoku puzzle (Shreeyam)
4. Puzzle input using camera and character recognition (Shreeyam)

Stretch

1. Full state space search and backtracking, ability to solve world's hardest sudoku (Magson)
2. Tutorial mode that shows if a guess is correct or not (Shreeyam)
3. Tutorial mode that shows required techniques to solve each square (Shreeyam)

4 Block Diagrams




Figure 4.1: Complete diagram of sudoku solver system.




Figure 4.2: Overall functional diagram showing flow between overall states, with tutorial mode if such a stretch goal is implemented, otherwise displaying the solution on screen,




Figure 4.3: The high level functional diagram for the Sudoku solver, showing high level states.

5 Design and Overview

The first choice that we had to make was whether to use the Labkit or the Nexys 4 development board. It became clear that although the labkit had more BRAM, the additional LUTs available on the Nexys 4 were more desireable if we wanted to make a fast solver. In the end, it turned out the number of LUTs we ended up using was almost 50% more than the amount available on the labkit, so this ended up being a wise decision.

Beyond that, the only other major design decision that made us decide between the labkit and Nexys 4 was the 12-bit color on the Nexys 4 and the 24-bit color on the labkit. In the end we decided that the 12-bit color on the Nexys 4 provided sufficient granularity to threshold numbers accurately.

6 Subsystem Overview

Camera (camera.v)

The code to interface to the camera was provided by Weston Braun. This was simply reorganized into a module `camera.v` in order to compartmentalize code and keep it independent of everything else by reducing the number of interconnects in the top level module.

The camera continually writes to a high resolution frame buffer in BRAM and stores data as 12-bit RGB values for each pixel, until it is told to stop. After that, the data in the frame buffer remains static, and additional processing can be done on it.

Main FSM (top.v, Shreeyam)

The main FSM for the entire system was kept in the top level file for the project, since it interacted with many of the inputs. This simplified the architecture of the system compared to having a separate module with a large amount of inputs.

Number	Name	Description
0	IDLE	Camera input is written to high resolution frame buffer, which is then directly output to the screen.
1	CHOOSE_XY1	Camera stops writing to frame buffer to effectively capture a picture, and first pair of crosshairs is displayed on the screen to identify top-left corner of puzzle.
2	CHOOSE_XY2	Second pair of crosshairs is displayed to identify bottom-right corner of sudoku puzzle.
3	RESIZING	Control of memory address is relinquished from video output module and passed to frame parser module. Image is then rescaled and written to low resolution frame buffer.
4	RECOGNIZING	Control of memory address of low resolution frame buffer is relinquished from frame parser module and given to character recognition module. Character recognition sequence then begins over the expected position of each cell.
5	CONFIRMING	Unused state. Originally used to nudge selected coordinates of puzzle one pixel in each direction to see how it would change character recognition output. Taken out due to difficulty of automatically starting modules in the FSM.
6	FIXING	Output is shown as recognized sudoku puzzle. User can now correct mistakes over the board with the selected cell being highlighted.
7	SOLVING	Input is passed to sudoku solver to start solving board.
8	OUTPUT	Change video output from recognized sudoku puzzle to solved sudoku puzzle, without any green selection box.
9	TUTORIAL	Change video output back from solved board to input board. User can input numbers into this board and visual feedback is displayed if the input number is different from that in the solved board.

Table 6.1: List of all states in FSM.

The entire FSM is linear in that one state very simply flows from one to another on the same key, with each state triggering a particular action.

Frame Parser (`frame_parser.v`, **Shreeyam**)

The frame parser was responsible for rescaling the image to a fixed size and transferring that data to a second, lower resolution frame buffer. The advantage of doing this is that now the image is of a known size, rather than having to dynamically calculate where each cell would be given that it occupies some width and height in the high resolution frame buffer.

The frame parser has its own finite state machine that controls its flow. Initially the distances in the x and y directions are divided by the desired width and height of the image, and the quotient and remainder are stored. To simplify things, the desired width and height were set to be the same value, since the grid is square. This value was deemed to be 144 pixels square, since this represents a 9 by 9 sudoku grid, with each cell occupying a 16 by 16 pixel region.

After doing this, the address of the high resolution frame buffer is scanned across. Each time, the quotient is added to the coordinate and the remainder is added to an accumulator. If the accumulator becomes larger than the desired size, the skip size is incremented by an extra value, and the accumulator has the desired size subtracted from it. This is analogous to continually adding the remainder as fraction and adding an extra pixel once the sum overflows a value of unity, in order to correct the drift that comes from simply adding the rounded-down quotient.

While scanning across each address, values are passed from the high resolution frame buffer and then written to the low resolution frame buffer, obeying any timing requirements that they might have. In this case, data appeared at the output of the high resolution frame buffer two clock cycles delayed, and writing to the low resolution frame buffer had the data appear delayed by a single clock cycle.

Character Recognition (char_rec.v, Shreeyam)

Character recognition works by convolving each 16 by 16 cell in the low resolution frame buffer with a ROM of each of the numbers from 1 to 9. From there, a probability is assigned given how many of the pixels matched with the ROM, and the highest probability number is selected.

In order to make full use of the zero bus turnaround memory, it is advantageous to continually read or write to it whenever it is operational. For this reason we make sure to continually scan lines across the low resolution frame buffer and avoid incorporating clock cycle delays anywhere.

Modern character recognition techniques are much more advanced, employing neural networks or hidden markov models, but this simple template matching technique was deemed sufficient due to the fact that the inputs are of a very closed form, since we controlled those completely. However, this came with its own difficulties and challenges that will be discussed later.

The first thing we to do was choose a font that we would design our character recognition around. Through preliminary research we found that the fonts Consolas, OCR-A, and OCR-B are all commonly used to be friendly to optical character recognition based systems. OCR-A is also commonly known as the font used on checkboxes.

Originally we experimented with using OCR-A and Consolas exclusively, because OCR-B required payment to obtain. Between these two options, Consolas proved to be more applicable to our constraints, since OCR-A was so thin that it was hard to scale to 16 pixels wide and still be easily distinguishable from other characters after dilation, and this made the alignment much more difficult as well.




Figure 6.1: Comparison of original size and nearest-neighbour rescaled fonts (from top to bottom): OCR-A, OCR-B, Consolas

Video Playback (video_playback.v, Shreeyam)

The video playback module handles all the interfacing between the internal state and logic of the solver with the only output device, the video display.

Initially this module started off as Weston Braun's code to read back data from the camera frame buffer, but we expanded it to also be able to display the selection crosshairs, sudoku grid, selected cell, and tutorial mode.

The display of the characters was done using the same techniques as in Lab 3 enumerated for all 81 cells, with the output depending on the value of the cells. The characters can also be switched to images of the staff of 6.111, which we had to do since there were nine in total. To save BRAM and additional complexity, these images were rendered in high definition one-bit dithered black and white.

Sudoku Solver (Magson)

An initial implementation which was considered used a naive binary representation of each number on the Sudoku grid. The hardware requirements to determine which numbers were missing a row, column or square would involve 9 comparators for each cell in the Sudoku grid as each cell can take a value from 1 to 9. For each of the 27 sets of cells of cardinality 9 there would be 81 comparators producing 9 single bit results for each of the 9 cells in the set. In order to determine if a set consists of a solved set, 9×9 input OR operations are required. This requirement can be reduced significantly by realizing that the output of the comparators are in fact the one hot encoding of the values in the cell. Thus the solver can instead store each number of each cell as a one hot code, thus removing the need for comparators entirely.

For the chosen implementation the number of bits required to represent a Sudoku grid is 81×9 bits. In order to determine which numbers are missing in the 27 sets, the solver requires $27 \times 9 \times 8$ OR operations (each containing 2 single bit inputs). This is because 8 OR gates are required to compute the OR operation between 9 single bit numbers representing the presence of 1 of 9 possible numbers. This is implementable using $27 \times 9 \times 2$ 6-input look-up tables in the worst case.

To implement the advanced techniques which apply to the possible values of each cell, each cell requires a mask of size 9 bits, formed from AND-ing the 3 masks generated from the row, column and square sets. This results in 9×3 input AND operations, which is implementable using (in the worst case) 9×6 -input look-up tables. Each mask is modified further using the advanced techniques.

The candidate line technique can be implemented by storing 6 masks, 3 for each column and 3 for each row associated with each of the 9 squares of a Sudoku grid. Each mask contains the possible values which can exist in the row or column. This is computed by OR operations over each of the 3×9 bit masks. By computing the AND operation of each of the 6 masks which every other mask in the row or column (requiring $6 \times 2 \times 9$ bit AND operations per square), a candidate line can be identified by observing all zeros as a result of the 2 AND operations.

The mask modifications from the advanced techniques require significant computation and thus parts of the computation have been done sequentially. In terms of digital logic, the hidden group problem is in fact a super-set of the naked group problem and can be solved using the following algorithm:

1. Assume each cell has a 9 bit mask containing 1s for values which it can take and 0s for values which it cannot take.
2. Using a 4 bit output adder, compute the number of 1s in each mask.
3. For each set in the 27, AND each bit of the mask with the bits in each of the other masks. For each set store the 8 resulting masks.
4. If the number of stored masks which are 0 are equal to $(9 - \text{number of ones in initial mask})$ and not all the stored masks are 0 then a hidden group is detected.
5. If this is the case, replace the masks contained in the hidden group with the stored masks.
6. If the number of resulting masks containing the same number of 1s as the initial mask is 1 less than the number of 1s in the initial mask a naked group is inferred.
7. If this is the case AND the masks outside the hidden group with the NOT of the initial mask.

The required hardware for each of the steps is as follows:

1. 81×9 bit masks.
2. The number of 1s in each mask can range from 1 to 9. A simple implementation will use 4×6 input look-up tables. Thus for all cells in a set, 72 look-up tables are required.

3. For each set in the 27, this step requires $72 \times 9 \times 2$ -bit AND operations.
4. This step requires approximately 27×2 look-up tables. This is because there are 27 masks per set each of size 9 bits. Thus if 2×6 input look-up tables are used per mask (this is an over-estimate), 54 look-up tables are required in total. Counting the number of 0 masks requires approximately 5×6 input look-up tables. The comparisons (with 0 and with $9 - \text{number of ones in initial mask}$) requires an additional 2 look-up tables.
5. The replacement operation requires a write enable signal on all the masks.
6. This requires an additional 72 look-up tables to determine the number of 1s in each of the stored masks and an additional 81×9 bit masks. In addition equality must be checked with 9×8 pairs of values. The outputs are summed up using at most 9×4 look-up tables and an additional equality operation is required to compare the number of matches with the number of 1s in the initial mask.

It is worth noting that whilst the above technique can detect all naked groups and all hidden pairs it cannot in general detect all hidden groups. This is because a hidden group can be formed from a set of numbers which is not present (in its entirety) in any of the members of the hidden group. One possible method of solving this issue is to compare each mask with all possible combinations of pairs, triples and quadruples. Used in tandem with the above technique allows all hidden groups up to cardinality 5 to be detected. Beyond cardinality 5 the algorithm has diminishing returns as the number of bits in the mask which can be set to 0 is reduced.

The state space search uses a stack based approach. There is first of all a 3D array called the previous values register (`pvr`) which contains a mask of all possible values for each cell. There is also a 4D array called `pvr_prevs` which acts like a stack, storing the possible values for each backtracking step.

During normal operation, the possible values register is iterated through, and the cell with the least number of possibilities is kept. Each cell has a countdown register which tracks when changes happen. When the countdown register for each cell has exceeded its maximum value of 81 (i.e. the cell has not changed while cycling over the entire grid), the guessing algorithm begins operation. The top of the `pvr_prevs` stack instantiates a guess and removes the least significant high bit of that cell (e.g. if the `pvr` cell has value 011000010, `pvr_prevs` will store 011000000) by setting it to zero. The row, column, and values being guessed are stored in three different stacks in a similar configuration.

The possible values register is then changed so that the guessed cell has a single value. By selecting the cell with the smallest number of possible values, the likelihood of an incorrect guess is reduced, as well as the initial branching factor. The least significant high bit is extracted in a single clock cycle by abusing two's complement, with the operation $M \& - M$. The done counter is then reset to 81 and normal combinatorial operation resumes.

If an error is detected, i.e. when there are no possible values for given cell, or a row or column is full of numbers but not solved, the possible values register is replaced by the top of `pvr_prevs`, effectively backtracking to a previous state. The stack pointer of `pvr_prevs` is also decremented, which changes where the possible values register will be stored next.

7 Testing and Debugging

The solver module was evaluated by a testbench containing a set of multiple randomly generated Sudoku for each difficulty level. Each Sudoku was generated using the QQWing Sudoku generator [3] as it provides not only the Sudoku itself but a list of the required algorithms used to solve the Sudoku puzzle and the number of required guesses. The testbench also included the "World's Hardest Sudoku" [1] which is one of the approximately, 50,000 minimum hint Sudoku each of which contain only 17

of the 81 cells pre-filled [2]. The testbench contains 5 modes: simple, easy, intermediate, hard, and world's hardest sudoku.

The simple mode tests the basic solver functionality to represent the grid as a one hot code and compute row, column and square solves when only single possible value can be inserted. The easy mode tests this with real world Sudoku generated from the QQWing generator where multiple possible values are initially possible for each square but advanced techniques are not required. The intermediate Sudoku require these advanced techniques but do not require backtracking. The hard Sudoku require all the aforementioned techniques as well as backtracking. The solver was tested in order of increasing difficulty as it will be difficult to determine which technique is used to solve the Sudoku (any Sudoku can be solved given a long enough time and sufficient memory using backtracking).

Due to the way the architecture was split between the main FSM and group FSM, an additional test bench was created with puzzles designed to invoke the group FSM.

Every other module besides the character recognition and camera module were evaluated by their own test bench. This was especially useful when trying to get the frame rescaling working, we debugged by matching the simulation waveform with values that we'd expect from MATLAB. Beyond that, the hex display was useful for determining state transitiong, as well as piping outputs to physical pins on the development board and looking at their signals on an oscilloscope as sanity checks.

8 Challenges and Improvements

The largest challenge with the sudoku solver was dealing with available area on the FPGA. As taught in lectures, throwing more hardware at a problem generally makes it faster, but there is a hard limit on the Nexys 4 on the amount of hardware that is available. This became especially more difficult when incorporating guessing, as the register which stores the previous states is actually a 4-dimensional array, and could have easily blown up in size if a larger depth was desired. The size of this buffer was determined by seeing how many backtracking steps the world's hardest sudoku required, which is six, then doubling it and rounding it to the next power of two for good measure, in order to make sure no possible puzzle would be able to overflow the previous guess register. One humorous side effect of this is that when given an empty board, the solver will deterministically make up a sudoku puzzle and then solve it automatically.

Resource	Utilization	Available	Percent Utilization
LUT	42726	63400	67.39117
LUTRAM	3	19000	0.015789473
FF	16691	126800	13.163249
BRAM	125	135	92.59259
DSP	6	240	2.5
IO	58	210	27.61905
BUFG	3	32	9.375
MMCMM	1	6	16.666668

Table 8.1: Total device utilization

Area also limited the hidden group algorithm significantly. There was not sufficient area available on the FPGA to incorporate the hidden group algorithm into the main finite state machine that each cell has, so this had to be split up into a separate state machine that scanned across each cell sequentially. This then required interfacing with the state machine that operates across all cells, via the group mask register.

Area also meant that the character recognition had to switch from being one long generate loop to a sequential implementation, however this happened so fast anyways compared to a human's perception, this was deemed non-essential to the goal of this project.

If a guess is incorrect, since each cell is operating in parallel, it's possible that the same two numbers can be placed simultaneously. Essentially a race condition can occur between guesses, which yielded an invalid board. In previous versions of the code before the guessing algorithm was implemented, this was mitigated by checking whether a number could be placed in that cell. However with the case where an invalid guess is made and two cells take the same value leading to an incorrect solution, both cells can take those values despite being invalid, and so an extra error detection condition where if a row is full but not solved was added.

Interfacing two-dimensional arrays between the solver and all other modules was also a very big challenge. Verilog does not let you pass two-dimensional arrays between modules, hence a lot of extra code had to be written to flatten and unflatten arrays. There were also issues with endianness, which caused the sudoku puzzle to be output as the transpose of what it actually was. This required a last minute code change over a phone call to resolve, but could have completely been avoided in SystemVerilog.

The hidden group algorithm can also only solve for cells where at least one cell contains the complete list of possibilities. However, we found that despite this, the algorithm found a large enough amount of cases that its implementation was worthwhile. The larger the group size, the less likely it can be solved exclusively using these group techniques and they will become less and less common. Our technique works for all pairs and the majority of triples, which are the most common group sizes.

It also turned out to be a big challenge trying to keep track of which techniques solved a particular cell. This is because a cell can often be solved using multiple techniques, and this would require interfacing between the 81 finite state machines used to solve the board. This would have required a massive overhaul of the solver architecture, potentially making it much slower as a result. Hence, we chose to forego this stretch goal in lieu of additional speed.

The frame parser was difficult to debug since conceptually it was hard to deal with the extra delay incurred by the fixed two clock cycle delay on the BRAM, especially given that this happened twice since data was transferred from one block of BRAM to another. However, when data was not transferred properly from one block of BRAM to another, it was never due to the delay being improperly implemented. Rather, it was due to other errors, such as registers not being reset correctly on new scan lines that caused a lot of the errors in this module.

The character recognition system also found distinct troubles when dealing with real world inputs compared to images loaded into BRAM. Unfortunately, the real world is much more uneven than nice test patterns generated using MATLAB. It was incredibly difficult to get an evenly lit image of the sudoku puzzle first of all, which made thresholding very difficult to do. Camera noise also contributed this causing specks around characters, but some erosion and dilation could have fixed this relatively easily.

Secondly, barrel distortion added an unexpectedly large amount of curvature to the image that could not be corrected for very easily. Combined with the very alignment-sensitive character recognition technique, this meant that correctly matching more than the first few cells of a puzzle were almost impossible, as cells would be guaranteed to be out of alignment by the end anyways, even if the image loaded into BRAM could be matched exactly.

Misalignment by the human operator could also very easily cause cells to be just out of alignment. In our own testing we found that the tolerance of alignment was just 3 pixels or so, and this would apply to both crosshairs. If one crosshair was misaligned, this would be similar to how tuning a guitar string by string would cause error to build up and eventually cause incorrect results. We wanted to

add a feature that would allow the selection to be 'nudged' by one pixel in each direction or so but due to issues with memory and timing, this was deemed out of scope and not essential to the core functionality of the project.

9 Conclusion

Overall, this project was a success. Without any additional optimizations we were able to solve the world's hardest sudoku in just under 10,000 clock cycles, which is approximately $300\mu\text{s}$. This makes this the world's fastest sudoku solver.

For many simple puzzles, it was possible to solve the vast majority of them in under 10,000 clock cycles.

For future students of 6.111, it cannot be reiterated enough, but it's completely worth saving the stress and detriment to your wellbeing by starting as early as possible. It's easy to get comfortable with the reduced lab hours, but this just leads to sleepless nights later on. Especially given our project for which the solver either works it doesn't, being able to start early and get everything integrated as soon as possible was ideal, as this allowed to truly refine our project to become the world's fastest sudoku solver. One of the largest benefits of starting early too is that you have the liberty of being able to literally sleep on problems and then approach them later with a fresh mind, which generally allows you to solve whatever issue that you're having much faster overall.

It's also ideal to do as little integration as possible on the project. Often times integration can lead to bugs that require a lot of tracing back to code that you may have written weeks ago. Magson gave an incredibly simple interface to his Sudoku solver that allowed the integration to be done over a single day, while many projects had to deal with integration issues and faced the asymmetry of the fact that writing code is much easier than reading code.

10 Acknowledgements

We'd like to thank all the staff of 6.111 who taught us Verilog so well and helped debug our code and save us when we were truly in massive trouble.

We'd also like to thank the MIT Global Education office and our coordinators at Imperial College for having us here. Without being given such a great opportunity like this we would not have been able to create something that we're so proud of.

Shreeyam

6.111 has been the best course I've ever taken in my life without question and has been exactly what I've wanted to get out of my education at MIT. Thanks again!

11 Bibliography

- [1] Artika Inkala. In: (2010). URL: http://www.aisudoku.com/index_en.html.
- [2] Gary McGuire, Bastian Tugemann, and Gilles Civario. “There is no 16-Clue Sudoku: Solving the Sudoku Minimum Number of Clues Problem”. In: *CoRR* abs/1201.0749 (2012). arXiv: 1201.0749. URL: <http://arxiv.org/abs/1201.0749>.
- [3] Stephen Ostermiller. In: (). URL: <https://qqwing.com/generate.html>.

A Verilog

```
1 module camera(
2     input video_clk,
3     input camera_start ,
4     input sioc ,
5     input siod ,
6     input capture_frame ,
7     input camera_vsync ,
8     input camera_hsync ,
9     input[7:0] camera_dout ,
10    input camera_clk ,
11    output[15:0] camera_pixel ,
12    output camera_pixel_valid ,
13    output camera_frame_done ,
14    output[11:0] memory_write_data ,
15    output[18:0] memory_write_addr ,
16    output memory_write_enable
17 );
18
19
20 //camera configuration module
21 camera_configure camera_configure_1 (
22     .clk(video_clk),
23     .start(camera_start),
24     .sioc(sioc),
25     .siod(siod),
26     .done()
27 );
28
29 //camera interface
30 camera_read camera_read_1 (
31     .p_clock(camera_clk),
32     .vsync(camera_vsync),
33     .href(camera_hsync),
34     .p_data(camera_dout),
35     .pixel_data(camera_pixel),
36     .pixel_valid(camera_pixel_valid),
37     .frame_done(camera_frame_done)
38 );
39
40
41 //write camera data to frame buffer
42 camera_address_gen camera_address_gen_1 (
43     .camera_clk(camera_clk),
44     .camera_pixel_valid(camera_pixel_valid),
45     .camera_frame_done(camera_frame_done),
46     .capture_frame(capture_frame),
47     .camera_pixel(camera_pixel),
48     .memory_data(memory_write_data),
49     .memory_addr(memory_write_addr),
50     .memory_we(memory_write_enable)
51 );
52
```

```
53 endmodule

1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 11/07/2015 10:20:20 AM
7 // Design Name:
8 // Module Name: camera_configure
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21
22
23 module camera_configure
24 #(
25   parameter CLK_FREQ=25000000
26 )
27 (
28   input wire clk,
29   input wire start,
30   output wire sioc,
31   output wire siod,
32   output wire done
33 );
34
35   wire [7:0] rom_addr;
36   wire [15:0] rom_dout;
37   wire [7:0] SCCB_addr;
38   wire [7:0] SCCB_data;
39   wire SCCB_start;
40   wire SCCB_ready;
41   wire SCCB_SIOC_oe;
42   wire SCCB_SIOD_oe;
43
44   assign sioc = SCCB_SIOC_oe ? 1'b0 : 1'bZ;
45   assign siod = SCCB_SIOD_oe ? 1'b0 : 1'bZ;
46
47   OV7670_config_rom rom1(
48     .clk(clk),
49     .addr(rom_addr),
50     .dout(rom_dout)
51   );
52
```



```

32     reg [1:0] FSM_state = 0;
33     reg pixel_half = 0;
34
35     localparam WAIT_FRAME_START = 0;
36     localparam ROW_CAPTURE = 1;
37
38
39     always@(posedge p_clock)
40     begin
41
42     case(FSM_state)
43
44     WAIT_FRAME_START: begin //wait for VSYNC
45         FSM_state <= (!vsync) ? ROW_CAPTURE : WAIT_FRAME_START;
46         frame_done <= 0;
47         pixel_half <= 0;
48     end
49
50     ROW_CAPTURE: begin
51         FSM_state <= vsync ? WAIT_FRAME_START : ROW_CAPTURE;
52         frame_done <= vsync ? 1 : 0;
53         pixel_valid <= (href && pixel_half) ? 1 : 0;
54         if (href) begin
55             pixel_half <= ~ pixel_half;
56             if (pixel_half) pixel_data[7:0] <= p_data;
57             else pixel_data[15:8] <= p_data;
58         end
59     end
60
61
62     endcase
63
64 endmodule
65
1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 11/26/2018 08:32:13 PM
7 // Design Name:
8 // Module Name: char_rec
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //

```

```
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
```

```

21
22
23 module char_rec(
24     input clk,
25     input start,
26     output done,
27
28     output reg[14:0] img_ram_addr,
29     input [11:0] img_ram_data,
30
31     output reg[323:0] recg_sudoku
32
33 );
34
35 parameter IMG_WIDTH = 144;
36 parameter DELAY_CYCLES = 2;
37
38 // States
39 parameter IDLE = 0;
40 parameter RECG = 1;
41 parameter RECONF = 2;
42
43 reg[3:0] state = 0;
44
45 reg[11:0] cycle_counter = 0;
46 reg[8:0] mem_addr_counter = 0;
47 reg[8:0] x0 = 0;
48 reg[8:0] y0 = 0;
49 reg[4:0] hcount = 0;
50 reg[4:0] vcount = 0;
51
52 wire[8:0] x = hcount + x0;
53 wire[8:0] y = vcount + y0;
54
55 // Probabilities
56
57 reg[8:0] none_score = 0;
58 reg[8:0] one_score = 0;
59 reg[8:0] two_score = 0;
60 reg[8:0] three_score = 0;
61 reg[8:0] four_score = 0;
62 reg[8:0] five_score = 0;
63 reg[8:0] six_score = 0;
64 reg[8:0] seven_score = 0;
65 reg[8:0] eight_score = 0;
66 reg[8:0] nine_score = 0;
67
68 //assign img_ram_addr = x + (y * IMG_WIDTH);
69
70 parameter THRESHOLD = 20;
71 parameter CELL_LR_WIDTH = 16;
72
73 wire[5:0] combined_pixel_data = img_ram_data[3:0] + img_ram_data[7:4] +
    img_ram_data[11:8];
74 wire pix_logical = combined_pixel_data > THRESHOLD;
75

```

```
76  wire[3:0] max_score;
77
78  max_score max_score_1 (
79      .none_score(none_score),
80      .one_score(one_score),
81      .two_score(two_score),
82      .three_score(three_score),
83      .four_score(four_score),
84      .five_score(five_score),
85      .six_score(six_score),
86      .seven_score(seven_score),
87      .eight_score(eight_score),
88      .nine_score(nine_score),
89      .max_score_out(max_score));
90
91 // ROMs
92
93  wire one_d;
94  wire two_d;
95  wire three_d;
96  wire four_d;
97  wire five_d;
98  wire six_d;
99  wire seven_d;
100 wire eight_d;
101 wire nine_d;
102
103 reg[7:0] rom_addr = 0;
104
105 one_16_d one_16_d_1 (
106     .clka(clk),
107     .addr(rom_addr),
108     .douta(one_d));
109
110 two_16_d two_16_d_1 (
111     .clka(clk),
112     .addr(rom_addr),
113     .douta(two_d));
114
115 three_16_d three_16_d_1 (
116     .clka(clk),
117     .addr(rom_addr),
118     .douta(three_d));
119
120 four_16_d four_16_d_1 (
121     .clka(clk),
122     .addr(rom_addr),
123     .douta(four_d));
124
125 five_16_d five_16_d_1 (
126     .clka(clk),
127     .addr(rom_addr),
128     .douta(five_d));
129
130 six_16_d six_16_d_1 (
131     .clka(clk),
132     .addr(rom_addr),
133     .douta(six_d));
```

```

134
135 seven_16_d seven_16_d_1 (
136     .clka(clk),
137     .addr(a(rom_addr)),
138     .douta(seven_d));
139
140 eight_16_d eight_16_d_1 (
141     .clka(clk),
142     .addr(a(rom_addr)),
143     .douta(eight_d));
144
145 nine_16_d nine_16_d_1 (
146     .clka(clk),
147     .addr(a(rom_addr)),
148     .douta(nine_d));
149
150 always @(posedge clk) begin
151     img_ram_addr <= x + y * IMG_WIDTH;
152     rom_addr <= ((hcount < 16) && (vcount < 16)) ? hcount + (vcount *
153         CELL_LR_WIDTH) : 255;
154     case(state)
155         IDLE: begin
156             if(start) begin
157                 state <= RECG;
158                 cycle_counter <= 0;
159                 mem_addr_counter <= 0;
160                 recg_sudoku <= 0;
161                 x0 <= 0;
162                 y0 <= 0;
163                 hcount <= 0;
164                 vcount <= 0;
165
166                 none_score <= 0;
167                 one_score <= 0;
168                 two_score <= 0;
169                 three_score <= 0;
170                 four_score <= 0;
171                 five_score <= 0;
172                 six_score <= 0;
173                 seven_score <= 0;
174                 eight_score <= 0;
175                 nine_score <= 0;
176             end
177         end
178         RECG: begin
179             mem_addr_counter <= mem_addr_counter + 1;
180
181             if (hcount < CELL_LR_WIDTH - 1) begin
182                 hcount <= hcount + 1;
183             end else begin
184                 hcount <= 0;
185                 vcount <= vcount + 1;
186             end
187
188             // Main recognition loop
189             if(mem_addr_counter == 256 + DELAY_CYCLES) begin
190                 state <= RECONF;
191             end else

```

```

191    if(mem_addr_counter >= DELAY_CYCLES) begin
192        none_score   <= none_score   + (pix_logical == 1);
193        one_score    <= one_score    + ~pix_logical == one_d;
194        two_score    <= two_score    + ~pix_logical == two_d;
195        three_score  <= three_score + ~pix_logical == three_d)
196            ;
197        four_score   <= four_score   + ~pix_logical == four_d;
198        five_score   <= five_score   + ~pix_logical == five_d;
199        six_score    <= six_score    + ~pix_logical == six_d;
200        seven_score  <= seven_score + ~pix_logical == seven_d)
201            ;
202        eight_score  <= eight_score + ~pix_logical == eight_d)
203            ;
204        nine_score   <= nine_score   + ~pix_logical == nine_d);
205    end
206 end
207 RECONF: begin
208     // Shift
209     recg_sudoku <= {max_score, recg_sudoku[323:4]};
210     mem_addr_counter <= 0;
211     hcount <= 0;
212     vcount <= 0;
213
214     none_score   <= 0;
215     one_score    <= 0;
216     two_score    <= 0;
217     three_score  <= 0;
218     four_score   <= 0;
219     five_score   <= 0;
220     six_score    <= 0;
221     seven_score  <= 0;
222     eight_score  <= 0;
223     nine_score   <= 0;
224
225     if(x0 <= 144 - CELL_LR_WIDTH - 1) begin
226         x0 <= x0 + CELL_LR_WIDTH;
227
228         state <= RECG;
229     end else if(y0 <= 144 - CELL_LR_WIDTH - 1) begin
230         y0 <= y0 + CELL_LR_WIDTH;
231         x0 <= 0;
232
233         state <= RECG;
234     end else begin
235         state <= IDLE;
236     end
237 end
238 endcase
239 assign done = ~start && (state == IDLE);
240
241 endmodule

```

```

3 // Company:
4 // Engineer:
5 //
6 // Create Date: 11/20/2018 10:57:07 PM
7 // Design Name:
8 // Module Name: clk_prescale
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 ///////////////////////////////////////////////////////////////////
22
23 module clk_prescale(
24     input clk,
25     output clk_ps
26 );
27
28 reg[16:0] counter = 0;
29
30 always @ (posedge clk) begin
31     if(counter == 120000) begin
32         counter <= 0;
33     end else begin
34         counter <= counter + 1;
35     end
36 end
37
38 assign clk_ps = (counter == 120000);
39 endmodule
40
41 localparam GRID_SIZE = 9;
42 localparam MAX_GUESSES = 16;
43
44 `define GET_LSB(M) \
45 -M & M
46
47 `define MAX(N1, N2) \
48 ((N1 > N2) ? N1 : N2)
49
50 `define MAX_OUT_OF_NINE(N1, N2, N3, N4, N5, N6, N7, N8, N9) \
51 `MAX(N1, `MAX(N2, `MAX(N3, `MAX(N4, `MAX(N5, `MAX(N6, `MAX(N7, `MAX(N8,
52     N9) ) ) ) ) ) )
53
54 `define INST_ROM(TYPE, NAME, CLK, ADDR, OUT) \
55 TYPE NAME ( \
56     .clka(CLK), \
57     .addr(ADDR), \

```

```

17         .douta(OUT) \
18     )
19
20     function automatic [3:0] bcd;
21     input [8:0] one_hot_in;
22     begin
23         case(one_hot_in)
24             9'b0_0000_0001 : bcd = 4'd1;
25             9'b0_0000_0010 : bcd = 4'd2;
26             9'b0_0000_0100 : bcd = 4'd3;
27             9'b0_0000_1000 : bcd = 4'd4;
28             9'b0_0001_0000 : bcd = 4'd5;
29             9'b0_0010_0000 : bcd = 4'd6;
30             9'b0_0100_0000 : bcd = 4'd7;
31             9'b0_1000_0000 : bcd = 4'd8;
32             9'b1_0000_0000 : bcd = 4'd9;
33             default          : bcd = 4'd0;
34         endcase
35     end
36 endfunction

1 // Switch Debounce Module
2 // use your system clock for the clock input
3 // to produce a synchronous, debounced output
4 module debounce #(parameter DELAY=250000) // .01 sec with a 100Mhz
    clock
    (
        input reset, clk, noisy,
        output reg clean);
7
8     reg [19:0] count = 0;
9     reg new;
10
11    always @ (posedge clk)
12        if (reset)
13            begin
14                count <= 0;
15                new <= noisy;
16                clean <= noisy;
17            end
18        else if (noisy != new)
19            begin
20                new <= noisy;
21                count <= 0;
22            end
23        else if (count == DELAY)
24            clean <= new;
25        else
26            count <= count+1;
27
28    endmodule

1 `timescale 1ns / 1ps
2 //
3 ///////////////////////////////////////////////////////////////////
3 // Company: g.p.hom
4 // Engineer:
5 //

```

```

6 // Create Date:      18:18:59 04/21/2013
7 // Module Name:     display_8hex
8
9 // Description:    Display 8 hex numbers on 7 segment display
10 //
11 // Revision:
12 // Revision 0.01 - File Created
13 // Additional Comments:
14 //
15 //
16 /////////////////////////////////
17
18 module display_8hex(
19     input clk,                      // system clock
20     input [31:0] data,              // 8 hex numbers, msb first
21     output reg [6:0] seg,          // seven segment display output
22     output reg [7:0] strobe        // digit strobe
23 );
24
25 localparam bits = 13;
26
27 reg [bits:0] counter = 0; // clear on power up
28
29 wire [6:0] segments[15:0]; // 16 7 bit memorys
30 assign segments[0] = 7'b100_0000;
31 assign segments[1] = 7'b111_1001;
32 assign segments[2] = 7'b010_0100;
33 assign segments[3] = 7'b011_0000;
34 assign segments[4] = 7'b001_1001;
35 assign segments[5] = 7'b001_0010;
36 assign segments[6] = 7'b000_0010;
37 assign segments[7] = 7'b111_1000;
38 assign segments[8] = 7'b000_0000;
39 assign segments[9] = 7'b001_1000;
40 assign segments[10] = 7'b000_1000;
41 assign segments[11] = 7'b000_0011;
42 assign segments[12] = 7'b010_0111;
43 assign segments[13] = 7'b010_0001;
44 assign segments[14] = 7'b000_0110;
45 assign segments[15] = 7'b000_1110;
46
47 always @ (posedge clk) begin
48     counter <= counter + 1;
49     case (counter[bits:bits-2])
50         3'b000: begin
51             seg <= segments[data[31:28]];
52             strobe <= 8'b0111_1111 ;
53         end
54         3'b001: begin
55             seg <= segments[data[27:24]];
56             strobe <= 8'b1011_1111 ;
57         end
58         3'b010: begin
59             seg <= segments[data[23:20]];
60             strobe <= 8'b1101_1111 ;
61         end

```

```

3'b011: begin
    seg <= segments[data[19:16]];
    strobe <= 8'b1110_1111;
end
3'b100: begin
    seg <= segments[data[15:12]];
    strobe <= 8'b1111_0111;
end

3'b101: begin
    seg <= segments[data[11:8]];
    strobe <= 8'b1111_1011;
end

3'b110: begin
    seg <= segments[data[7:4]];
    strobe <= 8'b1111_1101;
end
3'b111: begin
    seg <= segments[data[3:0]];
    strobe <= 8'b1111_1110;
end

endcase
end

// The divisor module divides one number by another. It
// produces a signal named "ready" when the quotient output
// is ready, and takes a signal named "start" to indicate
// the the input dividend and divisor is ready.
// sign -- 0 for unsigned, 1 for twos complement

// It uses a simple restoring divide algorithm.
// http://en.wikipedia.org/wiki/Division_(digital)#Restoring_division

module divider #(parameter WIDTH = 8)
(input clk, sign, start,
input [WIDTH-1:0] dividend,
input [WIDTH-1:0] divisor,
output reg [WIDTH-1:0] quotient,
output [WIDTH-1:0] remainder,
output ready);

reg [WIDTH-1:0] quotient_temp;
reg [WIDTH*2-1:0] dividend_copy, divisor_copy, diff;
reg negative_output;

assign remainder = (!negative_output) ?
    dividend_copy[WIDTH-1:0] : ~dividend_copy[WIDTH-1:0] + 1';

reg [5:0] bit;
reg del_ready = 1;

```

```

27     assign ready = (!bit) & ~del_ready;
28
29     wire [WIDTH-2:0] zeros = 0;
30     initial bit = 0;
31     initial negative_output = 0;
32     always @ (posedge clk) begin
33         del_ready <= !bit;
34         if (start) begin
35
36             bit = WIDTH;
37             quotient = 0;
38             quotient_temp = 0;
39             dividend_copy = (!sign || !dividend[WIDTH-1]) ?
40                             {1'b0, zeros, dividend} :
41                             {1'b0, zeros, ~dividend + 1'b1};
42             divisor_copy = (!sign || !divisor[WIDTH-1]) ?
43                             {1'b0, divisor, zeros} :
44                             {1'b0, ~divisor + 1'b1, zeros};
45
46             negative_output = sign &&
47                             ((divisor[WIDTH-1] && !dividend[WIDTH-1])
48                             || (!divisor[WIDTH-1] && dividend[WIDTH-1]))
49                             ;
50         end
51         else if (bit > 0) begin
52             diff = dividend_copy - divisor_copy;
53             quotient_temp = quotient_temp << 1;
54             if (!diff[WIDTH*2-1]) begin
55                 dividend_copy = diff;
56                 quotient_temp[0] = 1'd1;
57             end
58             quotient = (!negative_output) ?
59                         quotient_temp :
60                         ~quotient_temp + 1'b1;
61             divisor_copy = divisor_copy >> 1;
62             bit = bit - 1'b1;
63         end
64     endmodule
65
66     'timescale 1ns / 1ps
67     //
68     //////////////////////////////////////////////////////////////////
69
70     // Company:
71     // Engineer:
72     //
73     // Create Date: 11/15/2018 02:28:24 PM
74     // Design Name:
75     // Module Name: frame_transfer
76     // Project Name:
77     // Target Devices:
78     // Tool Versions:
79     // Description:
80     //
81     // Dependencies:
82     //
83     // Revision:
84

```

```
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 ///////////////////////////////////////////////////////////////////
22
23 module frame_transfer(
24     input clk,
25     input[18:0] read_addr,
26     input[11:0] read_data,
27
28     // Properly timed outputs
29     output[14:0] write_addr_out,
30     output[11:0] write_data_out,
31
32     output we_out,
33
34     input start,
35     output done
36 );
37
38 parameter TARGET = 144;
39 parameter MAX_CYCLES = TARGET ** 2 + 2;
40
41 // States
42 parameter IDLE = 0;
43 parameter TRANSFERRING = 1;
44
45 reg state = 0;
46
47 reg[15:0] cycle_count = 0;
48
49 // Shift registers for data, addresses
50
51 // Read data shift register (only 2 needed)
52 reg[11:0] read_data_sr[1:0];
53
54 // Write address SR (only 1 needed)
55 // I guess not really a shift register but whatever
56 //reg[14:0] write_addr_sr;
57
58 always @(posedge clk) begin
59     case(state)
60         IDLE: begin
61             if(start) begin
62                 state <= TRANSFERRING;
63                 read_data_sr[1] <= read_data_sr[0];
64                 read_data_sr[0] <= read_data;
65                 cycle_count <= 0;
66             end
67         end
68         TRANSFERRING: begin
69             cycle_count <= cycle_count + 1;
70
71             // Shift data
72             read_data_sr[1] <= read_data_sr[0];
```



```
37 reg[3:0] max_score = 0;
38 assign max_score_out = max_score;
39 always @* begin
40     // Warning: Stupidity ahead
41     if (none_score - 24 >= one_score &&
42         none_score - 24 >= two_score &&
43         none_score - 24 >= three_score &&
44         none_score - 24 >= four_score &&
45         none_score - 24 >= five_score &&
46         none_score - 24 >= six_score &&
47         none_score - 24 >= seven_score &&
48         none_score - 24 >= eight_score &&
49         none_score - 24 >= nine_score) begin
50
51     max_score = 0;
52 end else
53 if (one_score >= one_score &&
54     one_score >= two_score &&
55     one_score >= three_score &&
56     one_score >= four_score &&
57     one_score >= five_score &&
58     one_score >= six_score &&
59     one_score >= seven_score &&
60     one_score >= eight_score &&
61     one_score >= nine_score) begin
62
63     max_score = 1;
64 end else
65 if (two_score >= one_score &&
66     two_score >= two_score &&
67     two_score >= three_score &&
68     two_score >= four_score &&
69     two_score >= five_score &&
70     two_score >= six_score &&
71     two_score >= seven_score &&
72     two_score >= eight_score &&
73     two_score >= nine_score) begin
74
75     max_score = 2;
76 end else
77 if (three_score >= one_score &&
78     three_score >= two_score &&
79     three_score >= three_score &&
80     three_score >= four_score &&
81     three_score >= five_score &&
82     three_score >= six_score &&
83     three_score >= seven_score &&
84     three_score >= eight_score &&
85     three_score >= nine_score) begin
86
87     max_score = 3;
88 end else
89 if (four_score - 5 >= one_score &&
90     four_score - 5 >= two_score &&
91     four_score - 5 >= three_score &&
92     four_score - 5 >= four_score &&
93     four_score - 5 >= five_score &&
94     four_score - 5 >= six_score &&
```

```
95     four_score - 5 >= seven_score &&
96     four_score - 5 >= eight_score &&
97     four_score - 5 >= nine_score) begin
98
99     max_score = 4;
100    end else
101    if(five_score - 2 >= one_score &&
102        five_score - 2 >= two_score &&
103        five_score - 2 >= three_score &&
104        five_score - 2 >= four_score &&
105        five_score - 2 >= five_score &&
106        five_score - 2 >= six_score &&
107        five_score - 2 >= seven_score &&
108        five_score - 2 >= eight_score &&
109        five_score - 2 >= nine_score) begin
110
111    max_score = 5;
112    end else
113    if(six_score >= one_score &&
114        six_score >= two_score &&
115        six_score >= three_score &&
116        six_score >= four_score &&
117        six_score >= five_score &&
118        six_score >= six_score &&
119        six_score >= seven_score &&
120        six_score >= eight_score &&
121        six_score >= nine_score) begin
122
123    max_score = 6;
124    end else
125    if(seven_score >= one_score &&
126        seven_score >= two_score &&
127        seven_score >= three_score &&
128        seven_score >= four_score &&
129        seven_score >= five_score &&
130        seven_score >= six_score &&
131        seven_score >= seven_score &&
132        seven_score >= eight_score &&
133        seven_score >= nine_score) begin
134
135    max_score = 7;
136    end else
137    if(eight_score >= one_score &&
138        eight_score >= two_score &&
139        eight_score >= three_score &&
140        eight_score >= four_score &&
141        eight_score >= five_score &&
142        eight_score >= six_score &&
143        eight_score >= seven_score &&
144        eight_score >= eight_score &&
145        eight_score >= nine_score) begin
146
147    max_score = 8;
148    end else
149    if(nine_score - 20 >= one_score &&
150        nine_score - 20 >= two_score &&
151        nine_score - 20 >= three_score &&
152        nine_score - 20 >= four_score &&
```

```
153     nine_score - 20 >= five_score &&
154     nine_score - 20 >= six_score &&
155     nine_score - 20 >= seven_score &&
156     nine_score - 20 >= eight_score &&
157     nine_score - 20 >= nine_score) begin
158
159     max_score = 9;
160 end
161 end
162 endmodule

1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 11/06/2015 02:09:28 PM
7 // Design Name:
8 // Module Name: OV7670_config
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21
22
23 module OV7670_config
24 #(
25     parameter CLK_FREQ = 25000000
26 )
27 (
28     input wire clk,
29     input wire SCCB_interface_ready,
30     input wire [15:0] rom_data,
31     input wire start,
32     output reg [7:0] rom_addr,
33     output reg done,
34     output reg [7:0] SCCB_interface_addr,
35     output reg [7:0] SCCB_interface_data,
36     output reg SCCB_interface_start
37 );
38
39 initial begin
40     rom_addr = 0;
41     done = 0;
42     SCCB_interface_addr = 0;
43     SCCB_interface_data = 0;
```

```

44     SCCB_interface_start = 0;
45 end
46
47 localparam FSM_IDLE = 0;
48 localparam FSM_SEND_CMD = 1;
49 localparam FSM_DONE = 2;
50 localparam FSM_TIMER = 3;
51
52 reg [2:0] FSM_state = FSM_IDLE;
53 reg [2:0] FSM_return_state;
54 reg [31:0] timer = 0;
55
56 always@(posedge clk) begin
57
58     case(FSM_state)
59
60         FSM_IDLE: begin
61             FSM_state <= start ? FSM_SEND_CMD : FSM_IDLE;
62             rom_addr <= 0;
63             done <= start ? 0 : done;
64         end
65
66         FSM_SEND_CMD: begin
67             case(rom_data)
68                 16'hFFF: begin //end of ROM
69                     FSM_state <= FSM_DONE;
70                 end
71
72                 16'hFFFO: begin //delay state
73                     timer <= (CLK_FREQ/100); //10 ms delay
74                     FSM_state <= FSM_TIMER;
75                     FSM_return_state <= FSM_SEND_CMD;
76                     rom_addr <= rom_addr + 1;
77                 end
78
79             default: begin //normal rom commands
80                 if (SCCB_interface_ready) begin
81                     FSM_state <= FSM_TIMER;
82                     FSM_return_state <= FSM_SEND_CMD;
83                     timer <= 0; //one cycle delay gives ready
84                     chance to deassert
85                     rom_addr <= rom_addr + 1;
86                     SCCB_interface_addr <= rom_data[15:8];
87                     SCCB_interface_data <= rom_data[7:0];
88                     SCCB_interface_start <= 1;
89                 end
90             endcase
91         end
92
93         FSM_DONE: begin //signal done
94             FSM_state <= FSM_IDLE;
95             done <= 1;
96         end
97
98         FSM_TIMER: begin //count down and jump to next state
99             FSM_state <= (timer == 0) ? FSM_return_state :
100

```

```

          FSM_TIMER;
101      timer <= (timer==0) ? 0 : timer - 1;
102      SCCB_interface_start <= 0;
103    end
104  endcase
105 end
106 endmodule

1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 11/13/2018 09:04:55 PM
7 // Design Name:
8 // Module Name: reset
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21
22
23 module pwr_reset(
24     input clk,
25     input reset_input,
26     output reset
27 );
28
29 reg[23:0] sr = 24'hFFFF;
30
31 always @ (posedge clk) begin
32     sr <= {sr[22:0], 1'b0};
33 end
34
35 assign reset = reset_input || (sr[15] == 0);
36 endmodule

1 `timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 12/06/2018 04:31:30 PM
7 // Design Name:

```



```

22
23 module SCCB_interface
24 #(
25     parameter CLK_FREQ = 25000000,
26     parameter SCCB_FREQ = 100000
27 )
28 (
29     input wire clk,
30     input wire start,
31     input wire [7:0] address,
32     input wire [7:0] data,
33     output reg ready,
34     output reg SIOC_oe,
35     output reg SIOD_oe
36 );
37
38 localparam CAMERA_ADDR = 8'h42;
39 localparam FSM_IDLE = 0;
40 localparam FSM_START_SIGNAL = 1;
41 localparam FSM_LOAD_BYTE = 2;
42 localparam FSM_TX_BYTE_1 = 3;
43 localparam FSM_TX_BYTE_2 = 4;
44 localparam FSM_TX_BYTE_3 = 5;
45 localparam FSM_TX_BYTE_4 = 6;
46 localparam FSM_END_SIGNAL_1 = 7;
47 localparam FSM_END_SIGNAL_2 = 8;
48 localparam FSM_END_SIGNAL_3 = 9;
49 localparam FSM_END_SIGNAL_4 = 10;
50 localparam FSM_DONE = 11;
51 localparam FSM_TIMER = 12;
52
53
54 initial begin
55     SIOC_oe = 0;
56     SIOD_oe = 0;
57     ready = 1;
58 end
59
60 reg [3:0] FSM_state = 0;
61 reg [3:0] FSM_return_state = 0;
62 reg [31:0] timer = 0;
63 reg [7:0] latched_address;
64 reg [7:0] latched_data;
65 reg [1:0] byte_counter = 0;
66 reg [7:0] tx_byte = 0;
67 reg [3:0] byte_index = 0;
68
69
70 always@(posedge clk) begin
71
72     case(FSM_state)
73
74         FSM_IDLE: begin
75             byte_index <= 0;
76             byte_counter <= 0;
77             if (start) begin
78                 FSM_state <= FSM_START_SIGNAL;
79                 latched_address <= address;

```

```

80                     latched_data <= data;
81                     ready <= 0;
82                 end
83             else begin
84                 ready <= 1;
85             end
86         end
87
88     FSM_START_SIGNAL: begin //communication interface start
89         signal, bring SIOD low
90         FSM_state <= FSM_TIMER;
91         FSM_return_state <= FSM_LOAD_BYTE;
92         timer <= (CLK_FREQ/(4*SCCB_FREQ));
93         SIOC_oe <= 0;
94         SIOD_oe <= 1;
95     end
96
96     FSM_LOAD_BYTE: begin //load next byte to be transmitted
97         FSM_state <= (byte_counter == 3) ? FSM_END_SIGNAL_1 :
98             FSM_TX_BYTE_1;
99         byte_counter <= byte_counter + 1;
100        byte_index <= 0; //clear byte index
101        case(byte_counter)
102            0: tx_byte <= CAMERA_ADDR;
103            1: tx_byte <= latched_address;
104            2: tx_byte <= latched_data;
105            default: tx_byte <= latched_data;
106        endcase
107    end
108
108    FSM_TX_BYTE_1: begin //bring SIOC low and and delay for
109        next state
110        FSM_state <= FSM_TIMER;
111        FSM_return_state <= FSM_TX_BYTE_2;
112        timer <= (CLK_FREQ/(4*SCCB_FREQ));
113        SIOC_oe <= 1;
114    end
115
115    FSM_TX_BYTE_2: begin //assign output data,
116        FSM_state <= FSM_TIMER;
117        FSM_return_state <= FSM_TX_BYTE_3;
118        timer <= (CLK_FREQ/(4*SCCB_FREQ)); //delay for SIOD to
119        stabilize
120        SIOD_oe <= (byte_index == 8) ? 0 : ~tx_byte[7]; //allow
121        for 9 cycle ack, output enable signal is inverting
122    end
123
123    FSM_TX_BYTE_3: begin // bring SIOC high
124        FSM_state <= FSM_TIMER;
125        FSM_return_state <= FSM_TX_BYTE_4;
126        timer <= (CLK_FREQ/(2*SCCB_FREQ));
127        SIOC_oe <= 0; //output enable is an inverting pulldown
128    end
129
129    FSM_TX_BYTE_4: begin //check for end of byte, increment
130        counter
130        FSM_state <= (byte_index == 8) ? FSM_LOAD_BYTE :
130            FSM_TX_BYTE_1;

```

```

131         tx_byte <= tx_byte<<1; //shift in next data bit
132         byte_index <= byte_index + 1;
133     end
134
135     FSM_END_SIGNAL_1: begin //state is entered with SIOC high,
136         SIOD high. Start by bringing SIOC low
137         FSM_state <= FSM_TIMER;
138         FSM_return_state <= FSM_END_SIGNAL_2;
139         timer <= (CLK_FREQ/(4*SCCB_FREQ));
140         SIOC_oe <= 1;
141     end
142
143     FSM_END_SIGNAL_2: begin // while SIOC is low, bring SIOD
144         low
145         FSM_state <= FSM_TIMER;
146         FSM_return_state <= FSM_END_SIGNAL_3;
147         timer <= (CLK_FREQ/(4*SCCB_FREQ));
148         SIOD_oe <= 1;
149     end
150
151     FSM_END_SIGNAL_3: begin // bring SIOC high
152         FSM_state <= FSM_TIMER;
153         FSM_return_state <= FSM_END_SIGNAL_4;
154         timer <= (CLK_FREQ/(4*SCCB_FREQ));
155         SIOC_oe <= 0;
156     end
157
158     FSM_END_SIGNAL_4: begin // bring SIOD high when SIOC is
159         high
160         FSM_state <= FSM_TIMER;
161         FSM_return_state <= FSM_DONE;
162         timer <= (CLK_FREQ/(4*SCCB_FREQ));
163         SIOD_oe <= 0;
164     end
165
166     FSM_DONE: begin //add delay between transactions
167         FSM_state <= FSM_TIMER;
168         FSM_return_state <= FSM_IDLE;
169         timer <= (2*CLK_FREQ/(SCCB_FREQ));
170         byte_counter <= 0;
171     end
172
173     FSM_TIMER: begin //count down and jump to next state
174         FSM_state <= (timer == 0) ? FSM_return_state :
175             FSM_TIMER;
176         timer <= (timer==0) ? 0 : timer - 1;
177     end
178 endcase
179 end
180
181
182 endmodule
183
184
185 ///////////////////////////////////////////////////////////////////
186 // DEFINITIONS
187 ///////////////////////////////////////////////////////////////////
188
189 'define RESET_GRID(GRID, VALUE) \
190     GRID[0][0] = VALUE;

```

```
6 GRID[0][1] = VALUE; \
7 GRID[0][2] = VALUE; \
8 GRID[0][3] = VALUE; \
9 GRID[0][4] = VALUE; \
10 GRID[0][5] = VALUE; \
11 GRID[0][6] = VALUE; \
12 GRID[0][7] = VALUE; \
13 GRID[0][8] = VALUE; \
14 GRID[1][0] = VALUE; \
15 GRID[1][1] = VALUE; \
16 GRID[1][2] = VALUE; \
17 GRID[1][3] = VALUE; \
18 GRID[1][4] = VALUE; \
19 GRID[1][5] = VALUE; \
20 GRID[1][6] = VALUE; \
21 GRID[1][7] = VALUE; \
22 GRID[1][8] = VALUE; \
23 GRID[2][0] = VALUE; \
24 GRID[2][1] = VALUE; \
25 GRID[2][2] = VALUE; \
26 GRID[2][3] = VALUE; \
27 GRID[2][4] = VALUE; \
28 GRID[2][5] = VALUE; \
29 GRID[2][6] = VALUE; \
30 GRID[2][7] = VALUE; \
31 GRID[2][8] = VALUE; \
32 GRID[3][0] = VALUE; \
33 GRID[3][1] = VALUE; \
34 GRID[3][2] = VALUE; \
35 GRID[3][3] = VALUE; \
36 GRID[3][4] = VALUE; \
37 GRID[3][5] = VALUE; \
38 GRID[3][6] = VALUE; \
39 GRID[3][7] = VALUE; \
40 GRID[3][8] = VALUE; \
41 GRID[4][0] = VALUE; \
42 GRID[4][1] = VALUE; \
43 GRID[4][2] = VALUE; \
44 GRID[4][3] = VALUE; \
45 GRID[4][4] = VALUE; \
46 GRID[4][5] = VALUE; \
47 GRID[4][6] = VALUE; \
48 GRID[4][7] = VALUE; \
49 GRID[4][8] = VALUE; \
50 GRID[5][0] = VALUE; \
51 GRID[5][1] = VALUE; \
52 GRID[5][2] = VALUE; \
53 GRID[5][3] = VALUE; \
54 GRID[5][4] = VALUE; \
55 GRID[5][5] = VALUE; \
56 GRID[5][6] = VALUE; \
57 GRID[5][7] = VALUE; \
58 GRID[5][8] = VALUE; \
59 GRID[6][0] = VALUE; \
60 GRID[6][1] = VALUE; \
61 GRID[6][2] = VALUE; \
62 GRID[6][3] = VALUE; \
63 GRID[6][4] = VALUE; \
```

```
64 GRID[6][5] = VALUE; \
65 GRID[6][6] = VALUE; \
66 GRID[6][7] = VALUE; \
67 GRID[6][8] = VALUE; \
68 GRID[7][0] = VALUE; \
69 GRID[7][1] = VALUE; \
70 GRID[7][2] = VALUE; \
71 GRID[7][3] = VALUE; \
72 GRID[7][4] = VALUE; \
73 GRID[7][5] = VALUE; \
74 GRID[7][6] = VALUE; \
75 GRID[7][7] = VALUE; \
76 GRID[7][8] = VALUE; \
77 GRID[8][0] = VALUE; \
78 GRID[8][1] = VALUE; \
79 GRID[8][2] = VALUE; \
80 GRID[8][3] = VALUE; \
81 GRID[8][4] = VALUE; \
82 GRID[8][5] = VALUE; \
83 GRID[8][6] = VALUE; \
84 GRID[8][7] = VALUE; \
85 GRID[8][8] = VALUE

86
87 #define OR_GRID(GRID) \
88 GRID[0][0] | \
89 GRID[0][1] | \
90 GRID[0][2] | \
91 GRID[0][3] | \
92 GRID[0][4] | \
93 GRID[0][5] | \
94 GRID[0][6] | \
95 GRID[0][7] | \
96 GRID[0][8] | \
97 GRID[1][0] | \
98 GRID[1][1] | \
99 GRID[1][2] | \
100 GRID[1][3] | \
101 GRID[1][4] | \
102 GRID[1][5] | \
103 GRID[1][6] | \
104 GRID[1][7] | \
105 GRID[1][8] | \
106 GRID[2][0] | \
107 GRID[2][1] | \
108 GRID[2][2] | \
109 GRID[2][3] | \
110 GRID[2][4] | \
111 GRID[2][5] | \
112 GRID[2][6] | \
113 GRID[2][7] | \
114 GRID[2][8] | \
115 GRID[3][0] | \
116 GRID[3][1] | \
117 GRID[3][2] | \
118 GRID[3][3] | \
119 GRID[3][4] | \
120 GRID[3][5] | \
121 GRID[3][6] | \
```

```
122 GRID[3][7] |\\
123 GRID[3][8] |\\
124 GRID[4][0] |\\
125 GRID[4][1] |\\
126 GRID[4][2] |\\
127 GRID[4][3] |\\
128 GRID[4][4] |\\
129 GRID[4][5] |\\
130 GRID[4][6] |\\
131 GRID[4][7] |\\
132 GRID[4][8] |\\
133 GRID[5][0] |\\
134 GRID[5][1] |\\
135 GRID[5][2] |\\
136 GRID[5][3] |\\
137 GRID[5][4] |\\
138 GRID[5][5] |\\
139 GRID[5][6] |\\
140 GRID[5][7] |\\
141 GRID[5][8] |\\
142 GRID[6][0] |\\
143 GRID[6][1] |\\
144 GRID[6][2] |\\
145 GRID[6][3] |\\
146 GRID[6][4] |\\
147 GRID[6][5] |\\
148 GRID[6][6] |\\
149 GRID[6][7] |\\
150 GRID[6][8] |\\
151 GRID[7][0] |\\
152 GRID[7][1] |\\
153 GRID[7][2] |\\
154 GRID[7][3] |\\
155 GRID[7][4] |\\
156 GRID[7][5] |\\
157 GRID[7][6] |\\
158 GRID[7][7] |\\
159 GRID[7][8] |\\
160 GRID[8][0] |\\
161 GRID[8][1] |\\
162 GRID[8][2] |\\
163 GRID[8][3] |\\
164 GRID[8][4] |\\
165 GRID[8][5] |\\
166 GRID[8][6] |\\
167 GRID[8][7] |\\
168 GRID[8][8] |\\
169
170 #define RESET_PREVS(ARR, VAL) \
171 ARR[1] <= VAL; \
172 ARR[2] <= VAL; \
173 ARR[3] <= VAL; \
174 ARR[4] <= VAL; \
175 ARR[5] <= VAL; \
176 ARR[6] <= VAL; \
177 ARR[7] <= VAL; \
178 ARR[8] <= VAL; \
179 ARR[9] <= VAL; \
```

```
180 ARR[10] <= VAL; \
181 ARR[11] <= VAL; \
182 ARR[12] <= VAL; \
183 ARR[13] <= VAL; \
184 ARR[14] <= VAL; \
185 ARR[15] <= VAL; \
186 ARR[16] <= VAL; \
187 ARR[17] <= VAL; \
188 ARR[18] <= VAL; \
189 ARR[19] <= VAL; \
190 ARR[20] <= VAL; \
191 ARR[21] <= VAL; \
192 ARR[22] <= VAL; \
193 ARR[23] <= VAL; \
194 ARR[24] <= VAL; \
195 ARR[25] <= VAL; \
196 ARR[26] <= VAL; \
197 ARR[27] <= VAL; \
198 ARR[28] <= VAL; \
199 ARR[29] <= VAL; \
200 ARR[30] <= VAL; \
201 ARR[31] <= VAL; \
202 ARR[32] <= VAL; \
203 ARR[33] <= VAL; \
204 ARR[34] <= VAL; \
205 ARR[35] <= VAL; \
206 ARR[36] <= VAL; \
207 ARR[37] <= VAL; \
208 ARR[38] <= VAL; \
209 ARR[39] <= VAL; \
210 ARR[40] <= VAL; \
211 ARR[41] <= VAL; \
212 ARR[42] <= VAL; \
213 ARR[43] <= VAL; \
214 ARR[44] <= VAL; \
215 ARR[45] <= VAL; \
216 ARR[46] <= VAL; \
217 ARR[47] <= VAL; \
218 ARR[48] <= VAL; \
219 ARR[49] <= VAL; \
220 ARR[50] <= VAL; \
221 ARR[51] <= VAL; \
222 ARR[52] <= VAL; \
223 ARR[53] <= VAL; \
224 ARR[54] <= VAL; \
225 ARR[55] <= VAL; \
226 ARR[56] <= VAL; \
227 ARR[57] <= VAL; \
228 ARR[58] <= VAL; \
229 ARR[59] <= VAL; \
230 ARR[60] <= VAL; \
231 ARR[61] <= VAL; \
232 ARR[62] <= VAL; \
233 ARR[63] <= VAL; \
234 ARR[64] <= VAL; \
235 ARR[65] <= VAL; \
236 ARR[66] <= VAL; \
237 ARR[67] <= VAL; \
```

```
238 ARR[68] <= VAL;\n239 ARR[69] <= VAL;\n240 ARR[70] <= VAL;\n241 ARR[71] <= VAL;\n242 ARR[72] <= VAL;\n243 ARR[73] <= VAL;\n244 ARR[74] <= VAL;\n245 ARR[75] <= VAL;\n246 ARR[76] <= VAL;\n247 ARR[77] <= VAL;\n248 ARR[78] <= VAL;\n249 ARR[79] <= VAL;\n250 ARR[80] <= VAL;\n251 ARR[81] <= VAL;\n252 ARR[82] <= VAL;\n253 ARR[83] <= VAL;\n254 ARR[84] <= VAL;\n255 ARR[85] <= VAL;\n256 ARR[86] <= VAL;\n257 ARR[87] <= VAL;\n258 ARR[88] <= VAL;\n259 ARR[89] <= VAL;\n260 ARR[90] <= VAL;\n261 ARR[91] <= VAL;\n262 ARR[92] <= VAL;\n263 ARR[93] <= VAL;\n264 ARR[94] <= VAL;\n265 ARR[95] <= VAL;\n266 ARR[96] <= VAL;\n267 ARR[97] <= VAL;\n268 ARR[98] <= VAL;\n269 ARR[99] <= VAL;\n270 ARR[100] <= VAL;\n271 ARR[101] <= VAL;\n272 ARR[102] <= VAL;\n273 ARR[103] <= VAL;\n274 ARR[104] <= VAL;\n275 ARR[105] <= VAL;\n276 ARR[106] <= VAL;\n277 ARR[107] <= VAL;\n278 ARR[108] <= VAL;\n279 ARR[109] <= VAL;\n280 ARR[110] <= VAL;\n281 ARR[111] <= VAL;\n282 ARR[112] <= VAL;\n283 ARR[113] <= VAL;\n284 ARR[114] <= VAL;\n285 ARR[115] <= VAL;\n286 ARR[116] <= VAL;\n287 ARR[117] <= VAL;\n288 ARR[118] <= VAL;\n289 ARR[119] <= VAL;\n290 ARR[120] <= VAL;\n291 ARR[121] <= VAL;\n292 ARR[122] <= VAL;\n293 ARR[123] <= VAL;\n294 ARR[124] <= VAL;\n295 ARR[125] <= VAL;
```

```

296 ARR[126] <= VAL; \
297 ARR[127] <= VAL
298
299
300 'define RESET_3_BY_9(GRID) \
301 GRID[0][0] <= 0; \
302 GRID[1][0] <= 0; \
303 GRID[2][0] <= 0; \
304 GRID[3][0] <= 0; \
305 GRID[4][0] <= 0; \
306 GRID[5][0] <= 0; \
307 GRID[6][0] <= 0; \
308 GRID[7][0] <= 0; \
309 GRID[8][0] <= 0; \
310 GRID[0][1] <= 0; \
311 GRID[1][1] <= 0; \
312 GRID[2][1] <= 0; \
313 GRID[3][1] <= 0; \
314 GRID[4][1] <= 0; \
315 GRID[5][1] <= 0; \
316 GRID[6][1] <= 0; \
317 GRID[7][1] <= 0; \
318 GRID[8][1] <= 0; \
319 GRID[0][2] <= 0; \
320 GRID[1][2] <= 0; \
321 GRID[2][2] <= 0; \
322 GRID[3][2] <= 0; \
323 GRID[4][2] <= 0; \
324 GRID[5][2] <= 0; \
325 GRID[6][2] <= 0; \
326 GRID[7][2] <= 0; \
327 GRID[8][2] <= 0
328
329 'define SUM_L9_MASK(M) \
330 M[0] + M[1] + M[2] + M[3] + M[4] + M[5] + M[6] + M[7] + M[8]
331
332 'define HIDDEN_GROUP_MASK(MARR) \
333 {(|MARR[8]), (|MARR[7]), (|MARR[6]), (|MARR[5]), (|MARR[4]), (|MARR[3]) \
334 , (|MARR[2]), (|MARR[1]), (|MARR[0])}
335
336 'define NAKED_GROUP_MASK(MARR, N) \
337 {((MARR[8]) == N) ? 1'b1 : 1'b0}, (((MARR[7]) == N) ? 1'b1 : 1'b0), \
338 (((MARR[6]) == N) ? 1'b1 : 1'b0), \
339 (((MARR[5]) == N) ? 1'b1 : 1'b0), (((MARR[4]) == N) ? 1'b1 : 1'b0), \
340 (((MARR[3]) == N) ? 1'b1 : 1'b0), \
341 (((MARR[2]) == N) ? 1'b1 : 1'b0), (((MARR[1]) == N) ? 1'b1 : 1'b0), \
342 (((MARR[0]) == N) ? 1'b1 : 1'b0)}
343
344 assign MARR[8] = 'SUM_L9_MASK(SARR[8]); \
345 assign MARR[7] = 'SUM_L9_MASK(SARR[7]); \
346 assign MARR[6] = 'SUM_L9_MASK(SARR[6]); \
347 assign MARR[5] = 'SUM_L9_MASK(SARR[5]); \
348 assign MARR[4] = 'SUM_L9_MASK(SARR[4]); \
349 assign MARR[3] = 'SUM_L9_MASK(SARR[3]); \
350 assign MARR[2] = 'SUM_L9_MASK(SARR[2]); \
351 assign MARR[1] = 'SUM_L9_MASK(SARR[1]); \
352 assign MARR[0] = 'SUM_L9_MASK(SARR[0])

```

```

350
351 'define SET_ARR_TO_SUM_2D(MARR, SARR, IND) \
352 assign MARR[8] = 'SUM_L9_MASK(SARR[8][IND]);\
353 assign MARR[7] = 'SUM_L9_MASK(SARR[7][IND]);\
354 assign MARR[6] = 'SUM_L9_MASK(SARR[6][IND]);\
355 assign MARR[5] = 'SUM_L9_MASK(SARR[5][IND]);\
356 assign MARR[4] = 'SUM_L9_MASK(SARR[4][IND]);\
357 assign MARR[3] = 'SUM_L9_MASK(SARR[3][IND]);\
358 assign MARR[2] = 'SUM_L9_MASK(SARR[2][IND]);\
359 assign MARR[1] = 'SUM_L9_MASK(SARR[1][IND]);\
360 assign MARR[0] = 'SUM_L9_MASK(SARR[0][IND])

361
362 'define ASSIGN_ARR_9(ARR1, ARR2, MASK) \
363 if (MASK[0]) ARR1[0] <= ARR2[0];\
364 if (MASK[1]) ARR1[1] <= ARR2[1];\
365 if (MASK[2]) ARR1[2] <= ARR2[2];\
366 if (MASK[3]) ARR1[3] <= ARR2[3];\
367 if (MASK[4]) ARR1[4] <= ARR2[4];\
368 if (MASK[5]) ARR1[5] <= ARR2[5];\
369 if (MASK[6]) ARR1[6] <= ARR2[6];\
370 if (MASK[7]) ARR1[7] <= ARR2[7];\
371 if (MASK[8]) ARR1[8] <= ARR2[8]

372
373 'define ASSIGN_ARR_TO_DIM_2_9(ARR1, ARR2, IND_D1, MASK) \
374 if (MASK[0]) ARR1[0][IND_D1] <= ARR2[0];\
375 if (MASK[1]) ARR1[1][IND_D1] <= ARR2[1];\
376 if (MASK[2]) ARR1[2][IND_D1] <= ARR2[2];\
377 if (MASK[3]) ARR1[3][IND_D1] <= ARR2[3];\
378 if (MASK[4]) ARR1[4][IND_D1] <= ARR2[4];\
379 if (MASK[5]) ARR1[5][IND_D1] <= ARR2[5];\
380 if (MASK[6]) ARR1[6][IND_D1] <= ARR2[6];\
381 if (MASK[7]) ARR1[7][IND_D1] <= ARR2[7];\
382 if (MASK[8]) ARR1[8][IND_D1] <= ARR2[8]

383
384 'define ASSIGN_ARR_9_CONST(ARR1, CONST, MASK) \
385 if (MASK[0]) ARR1[0] <= CONST; \
386 if (MASK[1]) ARR1[1] <= CONST; \
387 if (MASK[2]) ARR1[2] <= CONST; \
388 if (MASK[3]) ARR1[3] <= CONST; \
389 if (MASK[4]) ARR1[4] <= CONST; \
390 if (MASK[5]) ARR1[5] <= CONST; \
391 if (MASK[6]) ARR1[6] <= CONST; \
392 if (MASK[7]) ARR1[7] <= CONST; \
393 if (MASK[8]) ARR1[8] <= CONST

394
395 'define ASSIGN_ARR_TO_DIM_2_9_CONST(ARR1, CONST, IND_D1, MASK) \
396 if (MASK[0]) ARR1[0][IND_D1] <= CONST; \
397 if (MASK[1]) ARR1[1][IND_D1] <= CONST; \
398 if (MASK[2]) ARR1[2][IND_D1] <= CONST; \
399 if (MASK[3]) ARR1[3][IND_D1] <= CONST; \
400 if (MASK[4]) ARR1[4][IND_D1] <= CONST; \
401 if (MASK[5]) ARR1[5][IND_D1] <= CONST; \
402 if (MASK[6]) ARR1[6][IND_D1] <= CONST; \
403 if (MASK[7]) ARR1[7][IND_D1] <= CONST; \
404 if (MASK[8]) ARR1[8][IND_D1] <= CONST

405
406 // \
407 // FUNCTIONS

```

```
408 //  
409 function automatic [8:0] one_hot;  
410 input [3:0] raw_in;  
411 begin  
412     case(raw_in)  
413         4'd1 : one_hot = 9'b0_0000_0001;  
414         4'd2 : one_hot = 9'b0_0000_0010;  
415         4'd3 : one_hot = 9'b0_0000_0100;  
416         4'd4 : one_hot = 9'b0_0000_1000;  
417         4'd5 : one_hot = 9'b0_0001_0000;  
418         4'd6 : one_hot = 9'b0_0010_0000;  
419         4'd7 : one_hot = 9'b0_0100_0000;  
420         4'd8 : one_hot = 9'b0_1000_0000;  
421         4'd9 : one_hot = 9'b1_0000_0000;  
422         default : one_hot = 9'b0_0000_0000;  
423     endcase  
424 end  
425 endfunction  
426  
427 function automatic valid_one_hot;  
428 input [8:0] one_hot_in;  
429 begin  
430     case(one_hot_in)  
431         9'b0_0000_0001 : valid_one_hot = 1'b1;  
432         9'b0_0000_0010 : valid_one_hot = 1'b1;  
433         9'b0_0000_0100 : valid_one_hot = 1'b1;  
434         9'b0_0000_1000 : valid_one_hot = 1'b1;  
435         9'b0_0001_0000 : valid_one_hot = 1'b1;  
436         9'b0_0010_0000 : valid_one_hot = 1'b1;  
437         9'b0_0100_0000 : valid_one_hot = 1'b1;  
438         9'b0_1000_0000 : valid_one_hot = 1'b1;  
439         9'b1_0000_0000 : valid_one_hot = 1'b1;  
440         default : valid_one_hot = 1'b0;  
441     endcase  
442 end  
443 endfunction  
444  
445 function automatic [3:0] get_square;  
446 input [3:0] r_count, c_count;  
447 begin  
448     if (r_count >= 6)  
449         begin  
450             if (c_count >= 6)  
451                 begin  
452                     get_square = 8;  
453                 end  
454                 else if (c_count >= 3)  
455                     begin  
456                         get_square = 7;  
457                     end  
458                 else  
459                     begin  
460                         get_square = 6;  
461                     end  
462                 end  
463                 else if (r_count >= 3)  
464                     begin  
465                         if (c_count >= 6)
```



```

3                                         reset_in      ,
4                                         board_in     ,
5                                         board_out    ,
6                                         done_out     ,
7                                         invalid_out
8                                     );
9 // INCLUDES
10 //
11     'include "common_lib.v"
12     'include "sudoku_lib.v"
13 // 'include "sudoku_tb_lib.v"
14
15 //
16 // PARAMETERS
17 //
18     localparam DONE_COUNTDOWN_START = 81;
19 //
20 // PORT DECLARATIONS
21 //
22     // Input clock and reset signal
23     input      clk_in, reset_in;
24     input [4*(GRID_SIZE)*(GRID_SIZE)-1:0] board_in;
25     output [4*(GRID_SIZE)*(GRID_SIZE)-1:0] board_out;
26     output      done_out;
27     output      invalid_out;
28
29     // 2D array of 4 bit BCD values
30     // Contains all the numbers in unsolved board
31     // Number = 0 implies contains value
32     wire [3:0] unsolved [0:(GRID_SIZE-1)] [0:(GRID_SIZE-1)];
33
34     // 2D array of 4 bit BCD values
35     // Contains all the numbers in solved board
36     wire [3:0] solved [0:(GRID_SIZE-1)] [0:(GRID_SIZE-1)];
37
38     // This monstrosity is because of the use of Verilog instead of
39     // SystemVerilog
40     assign board_out = {solved[8][8],
41                     solved[8][7],
42                     solved[8][6],
43                     solved[8][5],
44                     solved[8][4],
45                     solved[8][3],
46                     solved[8][2],
47                     solved[8][1],
48                     solved[8][0],
49                     solved[7][8],
50                     solved[7][7],
51                     solved[7][6],
52                     solved[7][5],
53                     solved[7][4],
54                     solved[7][3],
55                     solved[7][2],
56                     solved[7][1],
57                     solved[7][0],
58                     solved[6][8],
59                     solved[6][7],
                     solved[6][6],
                     solved[6][5],
                     solved[6][4],
                     solved[6][3],
                     solved[6][2],
                     solved[6][1],
                     solved[6][0],
                     solved[5][8],
                     solved[5][7],
                     solved[5][6],
                     solved[5][5],
                     solved[5][4],
                     solved[5][3],
                     solved[5][2],
                     solved[5][1],
                     solved[5][0],
                     solved[4][8],
                     solved[4][7],
                     solved[4][6],
                     solved[4][5],
                     solved[4][4],
                     solved[4][3],
                     solved[4][2],
                     solved[4][1],
                     solved[4][0],
                     solved[3][8],
                     solved[3][7],
                     solved[3][6],
                     solved[3][5],
                     solved[3][4],
                     solved[3][3],
                     solved[3][2],
                     solved[3][1],
                     solved[3][0],
                     solved[2][8],
                     solved[2][7],
                     solved[2][6],
                     solved[2][5],
                     solved[2][4],
                     solved[2][3],
                     solved[2][2],
                     solved[2][1],
                     solved[2][0],
                     solved[1][8],
                     solved[1][7],
                     solved[1][6],
                     solved[1][5],
                     solved[1][4],
                     solved[1][3],
                     solved[1][2],
                     solved[1][1],
                     solved[1][0],
                     solved[0][8],
                     solved[0][7],
                     solved[0][6],
                     solved[0][5],
                     solved[0][4],
                     solved[0][3],
                     solved[0][2],
                     solved[0][1],
                     solved[0][0]};

```

```
60     solved[6][5] ,
61     solved[6][4] ,
62     solved[6][3] ,
63     solved[6][2] ,
64     solved[6][1] ,
65     solved[6][0] ,
66     solved[5][8] ,
67     solved[5][7] ,
68     solved[5][6] ,
69     solved[5][5] ,
70     solved[5][4] ,
71     solved[5][3] ,
72     solved[5][2] ,
73     solved[5][1] ,
74     solved[5][0] ,
75     solved[4][8] ,
76     solved[4][7] ,
77     solved[4][6] ,
78     solved[4][5] ,
79     solved[4][4] ,
80     solved[4][3] ,
81     solved[4][2] ,
82     solved[4][1] ,
83     solved[4][0] ,
84     solved[3][8] ,
85     solved[3][7] ,
86     solved[3][6] ,
87     solved[3][5] ,
88     solved[3][4] ,
89     solved[3][3] ,
90     solved[3][2] ,
91     solved[3][1] ,
92     solved[3][0] ,
93     solved[2][8] ,
94     solved[2][7] ,
95     solved[2][6] ,
96     solved[2][5] ,
97     solved[2][4] ,
98     solved[2][3] ,
99     solved[2][2] ,
100    solved[2][1] ,
101    solved[2][0] ,
102    solved[1][8] ,
103    solved[1][7] ,
104    solved[1][6] ,
105    solved[1][5] ,
106    solved[1][4] ,
107    solved[1][3] ,
108    solved[1][2] ,
109    solved[1][1] ,
110    solved[1][0] ,
111    solved[0][8] ,
112    solved[0][7] ,
113    solved[0][6] ,
114    solved[0][5] ,
115    solved[0][4] ,
116    solved[0][3] ,
117    solved[0][2] ,
```

```

118     solved[0][1] ,
119     solved[0][0]);
120
121
122 // the depth in the pvr_prevs we need to restore from
123 reg      [15:0]           guess_number;
124 reg      [(GRID_SIZE*GRID_SIZE-1):0] error_detected;
125
126 assign invalid_out = (~error_detected) & (~guess_number);
127
128
129 // REG/WIRE DEFINITIONS
130 //
131 // Contains the current progress of the board
132 // Uses one hot encoding
133 reg      [(GRID_SIZE-1):0] one_hot_board_reg [0:(GRID_SIZE-1)]
134 [0:(GRID_SIZE-1)];
135
136 // Contains 1s where the possible values are
137 reg      [(GRID_SIZE-1):0] pvr [0:(GRID_SIZE-1)] [0:(GRID_SIZE-1)
138 ];
139
140 // Contains the past 16 pre-guess pvs
141 reg      [(GRID_SIZE-1):0] pvr_prevs [0:(GRID_SIZE-1)] [0:(GRID_SIZE-1)
142 [0:(MAX_GUESSES-1)];
143
144 // Masks of the pvr due to the hidden and naked groups
145 reg      [(GRID_SIZE-1):0] gmr [0:(GRID_SIZE-1)] [0:(GRID_SIZE-1)
146 ];
147
148 // A grid containing masks for guesses
149 reg      [(GRID_SIZE-1):0] guesses [0:(MAX_GUESSES-1)];
150 // the row we will guess next
151 reg      [3:0]           guess_row [0:(MAX_GUESSES-1)];
152 // the column we will guess next
153 reg      [3:0]           guess_col [0:(MAX_GUESSES-1)];
154
155 // We define the squares, rows, columns as follows:
156 // 0 ..... 8
157 //
158 // -----
159 // |   0   |   1   |   2   |   .   |
160 // |       |       |       |       |
161 // | -----| -----| -----| -----|
162 // |   3   |   4   |   5   |   .   |
163 // |       |       |       |       |
164 // | -----| -----| -----| -----|
165 // |   6   |   7   |   8   |   .   |
166 // |       |       |       |       |
167 // | -----| -----| -----| -----|
168 // |   .   |   .   |   .   |   8   |
169
170
171 // Contains ones where the rows are solved
172 wire     [(GRID_SIZE-1):0] rows_solved;
173 // Contains ones where the columns are solved
174 wire     [(GRID_SIZE-1):0] cols_solved;
175 // Contains ones where the squares are solved
176 wire     [(GRID_SIZE-1):0] squares_solved;

```

```

172
173     // Contains ones where the numbers are contained
174     wire      [(GRID_SIZE-1):0] rows_contains          [0:(GRID_SIZE
175             -1)];
176
177     wire      [(GRID_SIZE-1):0] cols_contains          [0:(GRID_SIZE
178             -1)];
179
180     wire      [(GRID_SIZE-1):0] squares_contains       [0:(GRID_SIZE
181             -1)];
182
183     // candidate line [i][j] is the mask of values which exist on
184     // the ith square on the jth line in the square.
185     // candidate lines rows
186     reg       [(GRID_SIZE-1):0] candidate_line_rows_reg [(GRID_SIZE
187             -1):0] [2:0];
188     // candidate lines columns
189     reg       [(GRID_SIZE-1):0] candidate_line_cols_reg [(GRID_SIZE
190             -1):0] [2:0];
191     // groups
192     wire      [(GRID_SIZE-1):0] row_groups [(GRID_SIZE-1):0] [((
193         GRID_SIZE-1):0];
194     wire      [(GRID_SIZE-1):0] col_groups [(GRID_SIZE-1):0] [((
195         GRID_SIZE-1):0];
196     wire      [(GRID_SIZE-1):0] squ_groups [(GRID_SIZE-1):0] [((
197         GRID_SIZE-1):0];
198
198     reg       [6:0]                      done_countdown
199     wire      [6:0]
200         done_countdown_orred;
201     wire
202         timeout;
203
204
205 ///////////////////////////////////////////////////////////////////
206 // GENERATORS
207 ///////////////////////////////////////////////////////////////////
208
209 // !!DISGUSTING-CODE WARNING!!
210 // GET YOUR SICK BAG READY.
211 generate
212     genvar row_genvar;
213     genvar col_genvar;
214
215     for (row_genvar = 0; row_genvar < (GRID_SIZE);
216          row_genvar = row_genvar + 1)
217     begin: row_generator
218         for (col_genvar = 0; col_genvar < (GRID_SIZE);
219              col_genvar = col_genvar + 1)
220         begin: col_generator
221             wire      [(GRID_SIZE-1):0]
222                 squares_contains_single;
223             wire      [(GRID_SIZE-1):0]
224                 single_candidate_mask;
225             wire      [(GRID_SIZE-1):0]
226                 single_position_mask_temp;
227             wire      [(GRID_SIZE-1):0]
228                 single_position_mask;
229             // contains 0s where there is space

```

```

213
214         wire      [(GRID_SIZE-1):0]
215             single_pos_row;
216         wire      [(GRID_SIZE-1):0]
217             single_pos_col;
218         wire      [(GRID_SIZE-1):0] single_pos_sq
219             ;
220
221         wire
222             guess_this_cell;
223         wire
224             full_row;
225         wire
226             full_col;
227
228         assign full_row =           valid_one_hot(
229                         pvr[row_genvar][0]) &
230                             valid_one_hot(
231                               (
232                                 pvr
233                               [
234                                 row_genvar
235                               ]
236                               [
237                                 1
238                               ]
239                               )
240
241                               &
242
243                               valid_one_hot(
244                                 (
245                                   pvr
246                                   [
247                                     row_genvar
248                                   ]
249                                   [
250                                     2
251                                   ]
252                                   )
253
254                               &
255
256                               valid_one_hot(
257                                 (
258                                   pvr
259                                   [
260                                     row_genvar
261                                   ]
262                                   [
263                                     3
264                                   ]
265                                   )

```

```
)  
&  
229    valid_one_ho  
          (  
              pvr  
              [  
                  row_genv  
              ]  
              [  
                  4  
              ]  
          )  
  
&  
230    valid_one_ho  
          (  
              pvr  
              [  
                  row_genv  
              ]  
              [  
                  5  
              ]  
          )  
  
&  
231    valid_one_ho  
          (  
              pvr  
              [  
                  row_genv  
              ]  
              [  
                  6  
              ]  
          )  
  
&  
232    valid_one_ho  
          (  
              pvr  
              [  
                  row_genv  
              ]  
              [  
                  7  
              ]  
          )  
  
&  
233    valid_one_ho  
          (  
              pvr  
              [  
                  row_genv  
              ]  
              [  
                  8  
              ]  
          )  
  
&
```

```
    pvr
    [
      row_genvar
    ]
    [
      8
    ]
  )
;

234    assign full_col =      valid_one_hot(
235          pvr[0][col_genvar]) &
236          valid_one_hot(
237              (
238                  pvr
239                  [
240                      1
241                  ]
242                  [
243                      col_genvar
244                  ]
245              )
246
247              &
248
249              valid_one_hot(
250                  (
251                      pvr
252                      [
253                          2
254                      ]
255                      [
256                          col_genvar
257                      ]
258                  )
259
260                  &
261
262                  valid_one_hot(
263                      (
264                          pvr
265                          [
266                              3
267                          ]
268                          [
269                              col_genvar
270                          ]
271                      )
272
273                      &
274
275                      valid_one_hot(
276                          (
277                              pvr
278                              [
279                                  4
280                              ]
281                          [
282
```

```
    col_genva
    ]
    )

&

239      valid_one_ho
        (
        pvr
        [
        5
        ]
        [
        col_genva
        ]
        )

&

240      valid_one_ho
        (
        pvr
        [
        6
        ]
        [
        col_genva
        ]
        )

&

241      valid_one_ho
        (
        pvr
        [
        7
        ]
        [
        col_genva
        ]
        )

&

242      valid_one_ho
        (
        pvr
        [
        8
        ]
        [
        col_genva
        ]
        );
;
```

```
244     assign single_pos_row = {
245         valid_one_hot({pvr[row_genvar][
246             8][8], pvr[row_genvar][7][8]
247             , pvr[row_genvar][6][8], pvr[
248                 [row_genvar][5][8], pvr[
249                     row_genvar][4][8], pvr[
250                         row_genvar][3][8], pvr[
251                             row_genvar][2][8], pvr[
252                                 row_genvar][1][8], pvr[
253                                     row_genvar][0][8]}),
254         valid_one_hot({pvr[row_genvar][
255             8][7], pvr[row_genvar][7][7]
256             , pvr[row_genvar][6][7], pvr[
257                 [row_genvar][5][7], pvr[
258                     row_genvar][4][7], pvr[
259                         row_genvar][3][7], pvr[
260                             row_genvar][2][7], pvr[
261                                 row_genvar][1][7], pvr[
262                                     row_genvar][0][7]}),
263         valid_one_hot({pvr[row_genvar][
264             8][6], pvr[row_genvar][7][6]
265             , pvr[row_genvar][6][6], pvr[
266                 [row_genvar][5][6], pvr[
267                     row_genvar][4][6], pvr[
268                         row_genvar][3][6], pvr[
269                             row_genvar][2][6], pvr[
270                                 row_genvar][1][6], pvr[
271                                     row_genvar][0][6]}),
272         valid_one_hot({pvr[row_genvar][
273             8][5], pvr[row_genvar][7][5]
274             , pvr[row_genvar][6][5], pvr[
275                 [row_genvar][5][5], pvr[
276                     row_genvar][4][5], pvr[
277                         row_genvar][3][5], pvr[
278                             row_genvar][2][5], pvr[
279                                 row_genvar][1][5], pvr[
280                                     row_genvar][0][5]}),
281         valid_one_hot({pvr[row_genvar][
282             8][4], pvr[row_genvar][7][4]
283             , pvr[row_genvar][6][4], pvr[
284                 [row_genvar][5][4], pvr[
285                     row_genvar][4][4], pvr[
286                         row_genvar][3][4], pvr[
287                             row_genvar][2][4], pvr[
288                                 row_genvar][1][4], pvr[
289                                     row_genvar][0][4]}),
290         valid_one_hot({pvr[row_genvar][
291             8][3], pvr[row_genvar][7][3]
292             , pvr[row_genvar][6][3], pvr[
293                 [row_genvar][5][3], pvr[
294                     row_genvar][4][3], pvr[
295                         row_genvar][3][3], pvr[
296                             row_genvar][2][3], pvr[
297                                 row_genvar][1][3], pvr[
298                                     row_genvar][0][3]}),
299         valid_one_hot({pvr[row_genvar][
300             8][2], pvr[row_genvar][7][2]
301             , pvr[row_genvar][6][2], pvr[
```

```

252           [row_genvar][5][2], pvr[
252           [row_genvar][4][2], pvr[
252           [row_genvar][3][2], pvr[
252           [row_genvar][2][2], pvr[
252           [row_genvar][1][2], pvr[
252           [row_genvar][0][2]}),
253           valid_one_hot({pvr[row_genvar][
253           8][1], pvr[row_genvar][7][1]
253           , pvr[row_genvar][6][1], pvr[
253           [row_genvar][5][1], pvr[
253           [row_genvar][4][1], pvr[
253           [row_genvar][3][1], pvr[
253           [row_genvar][2][1], pvr[
253           [row_genvar][1][1], pvr[
253           [row_genvar][0][1]}),
254           valid_one_hot({pvr[row_genvar][
254           8][0], pvr[row_genvar][7][0]
254           , pvr[row_genvar][6][0], pvr[
254           [row_genvar][5][0], pvr[
254           [row_genvar][4][0], pvr[
254           [row_genvar][3][0], pvr[
254           [row_genvar][2][0], pvr[
254           [row_genvar][1][0], pvr[
254           [row_genvar][0][0]})}),
255       ];
256
257     assign single_pos_col = {
257       valid_one_hot({pvr[8][
257         col_genvar][8], pvr[7][
257         col_genvar][8], pvr[6][
257         col_genvar][8], pvr[5][
257         col_genvar][8], pvr[4][
257         col_genvar][8], pvr[3][
257         col_genvar][8], pvr[2][
257         col_genvar][8], pvr[1][
257         col_genvar][8], pvr[0][
257         col_genvar][8]}),
258       valid_one_hot({pvr[8][
258         col_genvar][7], pvr[7][
258         col_genvar][7], pvr[6][
258         col_genvar][7], pvr[5][
258         col_genvar][7], pvr[4][
258         col_genvar][7], pvr[3][
258         col_genvar][7], pvr[2][
258         col_genvar][7], pvr[1][
258         col_genvar][7], pvr[0][
258         col_genvar][7]}),
259       valid_one_hot({pvr[8][
259         col_genvar][6], pvr[7][
259         col_genvar][6], pvr[6][
259         col_genvar][6], pvr[5][
259         col_genvar][6], pvr[4][
259         col_genvar][6], pvr[3][
259         col_genvar][6], pvr[2][
259         col_genvar][6], pvr[1][
259         col_genvar][6], pvr[0][
259         col_genvar][6]}),
260       valid_one_hot({pvr[8][

```

```
261     col_genvar][5], pvr[7][  
261     col_genvar][5], pvr[6][  
261     col_genvar][5], pvr[5][  
261     col_genvar][5], pvr[4][  
261     col_genvar][5], pvr[3][  
261     col_genvar][5], pvr[2][  
261     col_genvar][5], pvr[1][  
261     col_genvar][5], pvr[0][  
261     col_genvar][5]}),  
261     valid_one_hot({pvr[8][  
261     col_genvar][4], pvr[7][  
261     col_genvar][4], pvr[6][  
261     col_genvar][4], pvr[5][  
261     col_genvar][4], pvr[4][  
261     col_genvar][4], pvr[3][  
261     col_genvar][4], pvr[2][  
261     col_genvar][4], pvr[1][  
261     col_genvar][4], pvr[0][  
261     col_genvar][4]}),  
262     valid_one_hot({pvr[8][  
262     col_genvar][3], pvr[7][  
262     col_genvar][3], pvr[6][  
262     col_genvar][3], pvr[5][  
262     col_genvar][3], pvr[4][  
262     col_genvar][3], pvr[3][  
262     col_genvar][3], pvr[2][  
262     col_genvar][3], pvr[1][  
262     col_genvar][3], pvr[0][  
262     col_genvar][3]}),  
263     valid_one_hot({pvr[8][  
263     col_genvar][2], pvr[7][  
263     col_genvar][2], pvr[6][  
263     col_genvar][2], pvr[5][  
263     col_genvar][2], pvr[4][  
263     col_genvar][2], pvr[3][  
263     col_genvar][2], pvr[2][  
263     col_genvar][2], pvr[1][  
263     col_genvar][2], pvr[0][  
263     col_genvar][2]}),  
264     valid_one_hot({pvr[8][  
264     col_genvar][1], pvr[7][  
264     col_genvar][1], pvr[6][  
264     col_genvar][1], pvr[5][  
264     col_genvar][1], pvr[4][  
264     col_genvar][1], pvr[3][  
264     col_genvar][1], pvr[2][  
264     col_genvar][1], pvr[1][  
264     col_genvar][1], pvr[0][  
264     col_genvar][1]}),  
265     valid_one_hot({pvr[8][  
265     col_genvar][0], pvr[7][  
265     col_genvar][0], pvr[6][  
265     col_genvar][0], pvr[5][  
265     col_genvar][0], pvr[4][  
265     col_genvar][0], pvr[3][  
265     col_genvar][0], pvr[2][  
265     col_genvar][0], pvr[1][  
265     col_genvar][0], pvr[0][
```



```
279     6] , pvr[8][7]
    ] [6] , pvr[8]
    [8][6} ) ,
valid_one_hot( {
    pvr[6][6][5]
    , pvr[6][7][
5] , pvr[6][8]
] [5] , pvr[7]
[6][5] , pvr[
7][7][5],
pvr[7][8][5]
, pvr[8][6][
5] , pvr[8][7]
] [5] , pvr[8]
[8][5} ) ,
280     valid_one_hot( {
    pvr[6][6][4]
    , pvr[6][7][
4] , pvr[6][8]
] [4] , pvr[7]
[6][4] , pvr[
7][7][4],
pvr[7][8][4]
, pvr[8][6][
4] , pvr[8][7]
] [4] , pvr[8]
[8][4} ) ,
valid_one_hot( {
    pvr[6][6][3]
    , pvr[6][7][
3] , pvr[6][8]
] [3] , pvr[7]
[6][3] , pvr[
7][7][3],
pvr[7][8][3]
, pvr[8][6][
3] , pvr[8][7]
] [3] , pvr[8]
[8][3} ) ,
281     valid_one_hot( {
    pvr[6][6][2]
    , pvr[6][7][
2] , pvr[6][8]
] [2] , pvr[7]
[6][2] , pvr[
7][7][2],
pvr[7][8][2]
, pvr[8][6][
2] , pvr[8][7]
] [2] , pvr[8]
[8][2} ) ,
valid_one_hot( {
    pvr[6][6][1]
    , pvr[6][7][
1] , pvr[6][8]
] [1] , pvr[7]
[6][1] , pvr[
7][7][1],
```

```

284           pvr[7][8][1]
284           , pvr[8][6][
284           1] , pvr[8][7]
284           ][1] , pvr[8]
284           [8][1]}),
284           valid_one_hot({
284           pvr[6][6][0]
284           , pvr[6][7][
284           0] , pvr[6][8]
284           ][0] , pvr[7]
284           [6][0] , pvr[
284           7][7][0],
284           pvr[7][8][0]
284           , pvr[8][6][
284           0] , pvr[8][7]
284           ][0] , pvr[8]
284           [8][0]}))
285       };
286   end
287   else if (col_genvar >= 3)
288   begin
289     assign
290       squares_contains_single
291       = squares_contains[
292         7];
293       assign candidate_line_c
294       =
295         candidate_line_cols_reg
296         [1][col_genvar-3] &
297         candidate_line_cols_reg
298         [4][col_genvar-3];
299       assign candidate_line_r
300       =
301         candidate_line_rows_reg
302         [6][row_genvar-6] &
303         candidate_line_rows_reg
304         [8][row_genvar-6];
305       assign single_pos_sq =
306       {
307         valid_one_hot({
308           pvr[6][3][8]
309           , pvr[6][4][
310             8] , pvr[6][5]
311             ][8] , pvr[7]
312             [3][8] , pvr[
313               7][4][8],
314               pvr[7][5][8]
315               , pvr[8][3][
316                 8] , pvr[8][4]
317                   ][8] , pvr[8]
318                     [5][8]}),
319         valid_one_hot({
320           pvr[6][3][7]
321           , pvr[6][4][
322             7] , pvr[6][5]
323               ][7] , pvr[7]
324               [3][7] , pvr[
325                 7][4][7],
326                 pvr[7][5][7]
327                 , pvr[8][4][
328                   7] , pvr[8]
329                     [6][7]}),
330       };

```

```
295     pvr[7][5][7]
, pvr[8][3][
7], pvr[8][4]
][7], pvr[8]
[5][7})),
valid_one_hot({
pvr[6][3][6]
, pvr[6][4][
6], pvr[6][5]
][6], pvr[7]
[3][6], pvr[
7][4][6],
pvr[7][5][6]
, pvr[8][3][
6], pvr[8][4]
][6], pvr[8]
[5][6})),
296 valid_one_hot({
pvr[6][3][5]
, pvr[6][4][
5], pvr[6][5]
][5], pvr[7]
[3][5], pvr[
7][4][5],
pvr[7][5][5]
, pvr[8][3][
5], pvr[8][4]
][5], pvr[8]
[5][5})),
valid_one_hot({
pvr[6][3][4]
, pvr[6][4][
4], pvr[6][5]
][4], pvr[7]
[3][4], pvr[
7][4][4],
pvr[7][5][4]
, pvr[8][3][
4], pvr[8][4]
][4], pvr[8]
[5][4})),
297 valid_one_hot({
pvr[6][3][3]
, pvr[6][4][
3], pvr[6][5]
][3], pvr[7]
[3][3], pvr[
7][4][3],
pvr[7][5][3]
, pvr[8][3][
3], pvr[8][4]
][3], pvr[8]
[5][3})),
valid_one_hot({
pvr[6][3][2]
, pvr[6][4][
2], pvr[6][5]
][2], pvr[7]
```

```

[3][2], pvr [
7][4][2],
pvr[7][5][2]
, pvr[8][3][
2], pvr[8][4
][2], pvr[8]
[5][2}),

300
valid_one_hot({[
pvr[6][3][1]
, pvr[6][4][
1], pvr[6][5
][1], pvr[7]
[3][1], pvr[
7][4][1],
pvr[7][5][1]
, pvr[8][3][
1], pvr[8][4
][1], pvr[8]
[5][1]}),

301
valid_one_hot({[
pvr[6][3][0]
, pvr[6][4][
0], pvr[6][5
][0], pvr[7]
[3][0], pvr[
7][4][0],
pvr[7][5][0]
, pvr[8][3][
0], pvr[8][4
][0], pvr[8]
[5][0}),

302
};

303
end
304
else
305
begin
306
assign
squares_contains_single
= squares_contains[
6];
307
assign candidate_line_c
=
candidate_line_cols_reg
[0][col_genvar] &
candidate_line_cols_reg
[3][col_genvar];
308
assign candidate_line_r
=
candidate_line_rows_reg
[7][row_genvar-6] &
candidate_line_rows_reg
[8][row_genvar-6];
309
assign single_pos_sq =
{
310
valid_one_hot({[
pvr[6][0][8]
, pvr[6][1][
8], pvr[6][2
][8], pvr[7]

```

```
[0][8], pvr[  
7][1][8],  
pvr[7][2][8]  
, pvr[8][0][  
8], pvr[8][1]  
][8], pvr[8]  
[2][8]}),  
311 valid_one_hot({  
    pvr[6][0][7]  
, pvr[6][1][  
7], pvr[6][2]  
][7], pvr[7]  
[0][7], pvr[  
7][1][7],  
pvr[7][2][7]  
, pvr[8][0][  
7], pvr[8][1]  
][7], pvr[8]  
[2][7]}),  
312 valid_one_hot({  
    pvr[6][0][6]  
, pvr[6][1][  
6], pvr[6][2]  
][6], pvr[7]  
[0][6], pvr[  
7][1][6],  
pvr[7][2][6]  
, pvr[8][0][  
6], pvr[8][1]  
][6], pvr[8]  
[2][6]}),  
313 valid_one_hot({  
    pvr[6][0][5]  
, pvr[6][1][  
5], pvr[6][2]  
][5], pvr[7]  
[0][5], pvr[  
7][1][5],  
pvr[7][2][5]  
, pvr[8][0][  
5], pvr[8][1]  
][5], pvr[8]  
[2][5]}),  
314 valid_one_hot({  
    pvr[6][0][4]  
, pvr[6][1][  
4], pvr[6][2]  
][4], pvr[7]  
[0][4], pvr[  
7][1][4],  
pvr[7][2][4]  
, pvr[8][0][  
4], pvr[8][1]  
][4], pvr[8]  
[2][4]}),  
315 valid_one_hot({  
    pvr[6][0][3]  
, pvr[6][1][
```



```

candidate_line_cols_reg
[2][col_genvar-6] &
candidate_line_cols_reg
[8][col_genvar-6];
assign candidate_line_r
=
candidate_line_rows_reg
[3][row_genvar-3] &
candidate_line_rows_reg
[4][row_genvar-3];
assign single_pos_sq =
{
    valid_one_hot({
        pvr[3][6][8]
        , pvr[3][7][
        8], pvr[3][8]
        ][8], pvr[4]
        [6][8], pvr[
        4][7][8],
        pvr[4][8][8]
        , pvr[5][6][
        8], pvr[5][7]
        ][8], pvr[5]
        [8][8]}),
    valid_one_hot({
        pvr[3][6][7]
        , pvr[3][7][
        7], pvr[3][8]
        ][7], pvr[4]
        [6][7], pvr[
        4][7][7],
        pvr[4][8][7]
        , pvr[5][6][
        7], pvr[5][7]
        ][7], pvr[5]
        [8][7]}),
    valid_one_hot({
        pvr[3][6][6]
        , pvr[3][7][
        6], pvr[3][8]
        ][6], pvr[4]
        [6][6], pvr[
        4][7][6],
        pvr[4][8][6]
        , pvr[5][6][
        6], pvr[5][7]
        ][6], pvr[5]
        [8][6]}),
    valid_one_hot({
        pvr[3][6][5]
        , pvr[3][7][
        5], pvr[3][8]
        ][5], pvr[4]
        [6][5], pvr[
        4][7][5],
        pvr[4][8][5]
        , pvr[5][6][
        5], pvr[5][7]
        ][5]
    })
}

```

```
334           ] [5] , pvr [5]
           [8] [5] } ) ,
valid_one_hot( {
  pvr [3] [6] [4]
  , pvr [3] [7] [
  4] , pvr [3] [8]
  ] [4] , pvr [4]
  [6] [4] , pvr [
  4] [7] [4] ,
  pvr [4] [8] [4]
  , pvr [5] [6] [
  4] , pvr [5] [7]
  ] [4] , pvr [5]
  [8] [4] } ) ,
335           valid_one_hot( {
  pvr [3] [6] [3]
  , pvr [3] [7] [
  3] , pvr [3] [8]
  ] [3] , pvr [4]
  [6] [3] , pvr [
  4] [7] [3] ,
  pvr [4] [8] [3]
  , pvr [5] [6] [
  3] , pvr [5] [7]
  ] [3] , pvr [5]
  [8] [3] } ) ,
336           valid_one_hot( {
  pvr [3] [6] [2]
  , pvr [3] [7] [
  2] , pvr [3] [8]
  ] [2] , pvr [4]
  [6] [2] , pvr [
  4] [7] [2] ,
  pvr [4] [8] [2]
  , pvr [5] [6] [
  2] , pvr [5] [7]
  ] [2] , pvr [5]
  [8] [2] } ) ,
337           valid_one_hot( {
  pvr [3] [6] [1]
  , pvr [3] [7] [
  1] , pvr [3] [8]
  ] [1] , pvr [4]
  [6] [1] , pvr [
  4] [7] [1] ,
  pvr [4] [8] [1]
  , pvr [5] [6] [
  1] , pvr [5] [7]
  ] [1] , pvr [5]
  [8] [1] } ) ,
338           valid_one_hot( {
  pvr [3] [6] [0]
  , pvr [3] [7] [
  0] , pvr [3] [8]
  ] [0] , pvr [4]
  [6] [0] , pvr [
  4] [7] [0] ,
  pvr [4] [8] [0]
```

```

            , pvr[5][6][
0] , pvr[5][7][
0] , pvr[5][
8][0} })
339         };
340     end
341     else if (col_genvar >= 3)
342     begin
343         assign
344             squares_contains_single =
345                 squares_contains[
346                     4];
347         assign candidate_line_c =
348             candidate_line_cols_reg[
349                 1][col_genvar-3] &
346                 candidate_line_cols_reg[
347                     7][col_genvar-3];
348         assign candidate_line_r =
349             candidate_line_rows_reg[
346                     3][row_genvar-3] &
347                 candidate_line_rows_reg[
348                     5][row_genvar-3];
349         assign single_pos_sq =
350             {
351                 valid_one_hot({
352                     pvr[3][3][8]
353                     , pvr[3][4][
354                         8] , pvr[3][5][
355                             8] , pvr[4][
356                                 3][8] , pvr[4][
357                                     4][8] ,
358                                     pvr[4][5][8]
359                                     , pvr[5][3][
360                                         8] , pvr[5][4][
361                                             8] , pvr[5][
362                                                 5][8]}),
363                 valid_one_hot({
364                     pvr[3][3][7]
365                     , pvr[3][4][
366                         7] , pvr[3][5][
367                             7] , pvr[4][
368                                 3][7] , pvr[4][
369                                     4][7] ,
370                                     pvr[4][5][7]
371                                     , pvr[5][3][
372                                         7] , pvr[5][4][
373                                             7] , pvr[5][
374                                                 5][7]}),
375                 valid_one_hot({
376                     pvr[3][3][6]
377                     , pvr[3][4][
378                         6] , pvr[3][5][
379                             6] , pvr[4][
380                                 3][6] , pvr[4][
381                                     4][6] ,
382                                     pvr[4][5][6]
383                                     });
384             };
385     end
386 
```

```

350
    , pvr[5][3][6], pvr[5][4][6], pvr[5]
    [5][6})), valid_one_hot({pvr[3][3][5]
351
    , pvr[3][4][5], pvr[3][5][5], pvr[4]
    [5], pvr[4][5], pvr[4][4][5], pvr[4]
    [5][5], pvr[5][4][5], pvr[5][5][5],
    pvr[5][5][5]), valid_one_hot({pvr[3][3][4]
352
    , pvr[3][4][4], pvr[3][5][4], pvr[4]
    [3][4], pvr[4][4][4], pvr[4][5][4]
    , pvr[5][3][4], pvr[5][4][4], pvr[5]
    [5][4]}), valid_one_hot({pvr[3][3][3]
353
    , pvr[3][4][3], pvr[3][5][3], pvr[4]
    [3][3], pvr[4][4][3], pvr[4][5][3]
    , pvr[5][3][3], pvr[5][4][3], pvr[5]
    [5][3]}), valid_one_hot({pvr[3][3][2]
354
    , pvr[3][4][2], pvr[3][5][2], pvr[4]
    [3][2], pvr[4][4][2], pvr[4][5][2]
    , pvr[5][3][2], pvr[5][4][2], pvr[5]
    [5][2]}), valid_one_hot({pvr[3][3][1]
    , pvr[3][4][1], pvr[3][5][1], pvr[4]
    [3][1], pvr[4][4][1], pvr[4][5][1]
    , pvr[5][3][1], pvr[5][4][1]})
```

```

4] [4] [1] ,
pvr[4] [5] [1]
, pvr[5] [3] [
1] , pvr[5] [4]
] [1] , pvr[5]
[5] [1]}),
355
valid_one_hot({
pvr[3] [3] [0]
, pvr[3] [4] [
0] , pvr[3] [5]
] [0] , pvr[4]
[3] [0] , pvr[
4] [4] [0] ,
pvr[4] [5] [0]
, pvr[5] [3] [
0] , pvr[5] [4]
] [0] , pvr[5]
[5] [0] })
356
};

357
end
358
else
359
begin
360
assign
squares_contains_single
= squares_contains [
3];
361
assign candidate_line_c
=
candidate_line_cols_reg
[0][col_genvar] &
candidate_line_cols_reg
[6][col_genvar];
362
assign candidate_line_r
=
candidate_line_rows_reg
[4][row_genvar-3] &
candidate_line_rows_reg
[5][row_genvar-3];
363
assign single_pos_sq =
{
364
    valid_one_hot({
        pvr[3] [0] [8]
, pvr[3] [1] [
8] , pvr[3] [2]
] [8] , pvr[4]
[0] [8] , pvr[
4] [1] [8] ,
pvr[4] [2] [8]
, pvr[5] [0] [
8] , pvr[5] [1]
] [8] , pvr[5]
[2] [8]}),
365
    valid_one_hot({
        pvr[3] [0] [7]
, pvr[3] [1] [
7] , pvr[3] [2]
] [7] , pvr[4]
[0] [7] , pvr[

```

```
4] [1] [7] ,
pvr[4] [2] [7]
, pvr[5] [0] [
7] , pvr[5] [1
] [7] , pvr[5]
[2] [7]}),
366 valid_one_hot({
pvr[3] [0] [6]
, pvr[3] [1] [
6] , pvr[3] [2
] [6] , pvr[4]
[0] [6] , pvr[
4] [1] [6] ,
pvr[4] [2] [6]
, pvr[5] [0] [
6] , pvr[5] [1
] [6] , pvr[5]
[2] [6]}),
367 valid_one_hot({
pvr[3] [0] [5]
, pvr[3] [1] [
5] , pvr[3] [2
] [5] , pvr[4]
[0] [5] , pvr[
4] [1] [5] ,
pvr[4] [2] [5]
, pvr[5] [0] [
5] , pvr[5] [1
] [5] , pvr[5]
[2] [5]}),
368 valid_one_hot({
pvr[3] [0] [4]
, pvr[3] [1] [
4] , pvr[3] [2
] [4] , pvr[4]
[0] [4] , pvr[
4] [1] [4] ,
pvr[4] [2] [4]
, pvr[5] [0] [
4] , pvr[5] [1
] [4] , pvr[5]
[2] [4]}),
369 valid_one_hot({
pvr[3] [0] [3]
, pvr[3] [1] [
3] , pvr[3] [2
] [3] , pvr[4]
[0] [3] , pvr[
4] [1] [3] ,
pvr[4] [2] [3]
, pvr[5] [0] [
3] , pvr[5] [1
] [3] , pvr[5]
[2] [3]}),
370 valid_one_hot({
pvr[3] [0] [2]
, pvr[3] [1] [
2] , pvr[3] [2
```

```

] [2], pvr[4]
[0][2], pvr[
4][1][2],
pvr[4][2][2],
, pvr[5][0][
2], pvr[5][1]
][2], pvr[5]
[2][2]}),
371      valid_one_hot({
                  pvr[3][0][1]
                  , pvr[3][1][
1], pvr[3][2]
][1], pvr[4]
[0][1], pvr[
4][1][1],
pvr[4][2][1]
, pvr[5][0][
1], pvr[5][1]
][1], pvr[5]
[2][1]}),
372      valid_one_hot({
                  pvr[3][0][0]
                  , pvr[3][1][
0], pvr[3][2]
][0], pvr[4]
[0][0], pvr[
4][1][0],
pvr[4][2][0]
, pvr[5][0][
0], pvr[5][1]
][0], pvr[5]
[2][0]}))
373      };
374      end
375  end
376  else
377  begin
378    if (col_genvar >= 6)
379    begin
380      assign
381          squares_contains_single
382          = squares_contains[
383          2];
384          assign candidate_line_c
385          =
386          candidate_line_cols_reg
387          [5][col_genvar-6] &
388          candidate_line_cols_reg
389          [8][col_genvar-6];
390          assign candidate_line_r
391          =
392          candidate_line_rows_reg
393          [0][row_genvar] &
394          candidate_line_rows_reg
395          [1][row_genvar];
396          assign single_pos_sq =
397          {
398              valid_one_hot({
399

```

```
pvr[0][6][8]
, pvr[0][7][
8], pvr[0][8
][8], pvr[1]
[6][8], pvr[
1][7][8],
pvr[1][8][8]
, pvr[2][6][
8], pvr[2][7
][8], pvr[2]
[8][8]}),
385 valid_one_hot({
pvr[0][6][7]
, pvr[0][7][
7], pvr[0][8
][7], pvr[1]
[6][7], pvr[
1][7][7],
pvr[1][8][7]
, pvr[2][6][
7], pvr[2][7
][7], pvr[2]
[8][7]}),
386 valid_one_hot({
pvr[0][6][6]
, pvr[0][7][
6], pvr[0][8
][6], pvr[1]
[6][6], pvr[
1][7][6],
pvr[1][8][6]
, pvr[2][6][
6], pvr[2][7
][6], pvr[2]
[8][6]}),
387 valid_one_hot({
pvr[0][6][5]
, pvr[0][7][
5], pvr[0][8
][5], pvr[1]
[6][5], pvr[
1][7][5],
pvr[1][8][5]
, pvr[2][6][
5], pvr[2][7
][5], pvr[2]
[8][5]}),
388 valid_one_hot({
pvr[0][6][4]
, pvr[0][7][
4], pvr[0][8
][4], pvr[1]
[6][4], pvr[
1][7][4],
pvr[1][8][4]
, pvr[2][6][
4], pvr[2][7
][4], pvr[2]
```

```

389           [8][4]) ,
390           valid_one_hot({
391             pvr[0][6][3]
392             , pvr[0][7][3]
393             , pvr[0][8]
394             ][3], pvr[1]
395             [6][3], pvr[
396             1][7][3],
397             pvr[1][8][3]
398             , pvr[2][6][
399             3], pvr[2][7]
400             ][3], pvr[2]
401             [8][3]), ,
402             valid_one_hot({
403               pvr[0][6][2]
404               , pvr[0][7][2]
405               , pvr[0][8]
406               ][2], pvr[1]
407               [6][2], pvr[
408               1][7][2],
409               pvr[1][8][2]
410               , pvr[2][6][
411               2], pvr[2][7]
412               ][2], pvr[2]
413               [8][2]), ,
414             valid_one_hot({
415               pvr[0][6][1]
416               , pvr[0][7][1]
417               , pvr[0][8]
418               ][1], pvr[1]
419               [6][1], pvr[
420               1][7][1],
421               pvr[1][8][1]
422               , pvr[2][6][
423               1], pvr[2][7]
424               ][1], pvr[2]
425               [8][1]), ,
426             valid_one_hot({
427               pvr[0][6][0]
428               , pvr[0][7][0]
429               , pvr[0][8]
430               ][0], pvr[1]
431               [6][0], pvr[
432               1][7][0],
433               pvr[1][8][0]
434               , pvr[2][6][
435               0], pvr[2][7]
436               ][0], pvr[2]
437               [8][0]))
438           };
439       end
440     else if (col_genvar >= 3)
441     begin
442       assign
443         squares_contains_single
444           = squares_contains[
445             1];
446       assign candidate_line_c

```

```

399
candidate_line_cols_reg
[4][col_genvar-3] &
candidate_line_cols_reg
[7][col_genvar-3];
assign candidate_line_r
=
candidate_line_rows_reg
[0][row_genvar] &
candidate_line_rows_reg
[2][row_genvar];
assign single_pos_sq =
{
    valid_one_hot({
        pvr[0][3][8]
        , pvr[0][4][8], pvr[0][5][8], pvr[1]
        [3][8], pvr[1][4][8],
        pvr[1][5][8]
        , pvr[2][3][8], pvr[2][4][8], pvr[2]
        [5][8]}),
    valid_one_hot({
        pvr[0][3][7]
        , pvr[0][4][7], pvr[0][5][7], pvr[1]
        [3][7], pvr[1][4][7],
        pvr[1][5][7]
        , pvr[2][3][7], pvr[2][4][7], pvr[2]
        [5][7]}),
    valid_one_hot({
        pvr[0][3][6]
        , pvr[0][4][6], pvr[0][5][6], pvr[1]
        [3][6], pvr[1][4][6],
        pvr[1][5][6]
        , pvr[2][3][6], pvr[2][4][6], pvr[2]
        [5][6]}),
    valid_one_hot({
        pvr[0][3][5]
        , pvr[0][4][5], pvr[0][5][5], pvr[1]
        [3][5], pvr[1][4][5],
        pvr[1][5][5]
        , pvr[2][3][5], pvr[2][4][5],
        pvr[2][5][5]}),
}

```

```
5] , pvr[2][4]
][5], pvr[2]
[5][5})),
405
valid_one_hot({
    pvr[0][3][4]
    , pvr[0][4][
4], pvr[0][5]
][4], pvr[1]
[3][4], pvr[
1][4][4],
    pvr[1][5][4]
    , pvr[2][3][
4], pvr[2][4]
][4], pvr[2]
[5][4]}),
valid_one_hot({
    pvr[0][3][3]
    , pvr[0][4][
3], pvr[0][5]
][3], pvr[1]
[3][3], pvr[
1][4][3],
    pvr[1][5][3]
    , pvr[2][3][
3], pvr[2][4]
][3], pvr[2]
[5][3]}),
406
valid_one_hot({
    pvr[0][3][2]
    , pvr[0][4][
2], pvr[0][5]
][2], pvr[1]
[3][2], pvr[
1][4][2],
    pvr[1][5][2]
    , pvr[2][3][
2], pvr[2][4]
][2], pvr[2]
[5][2]}),
valid_one_hot({
    pvr[0][3][1]
    , pvr[0][4][
1], pvr[0][5]
][1], pvr[1]
[3][1], pvr[
1][4][1],
    pvr[1][5][1]
    , pvr[2][3][
1], pvr[2][4]
][1], pvr[2]
[5][1]}),
407
valid_one_hot({
    pvr[0][3][0]
    , pvr[0][4][
0], pvr[0][5]
][0], pvr[1]
[3][0], pvr[
1][4][0],
    pvr[1][5][0]
    , pvr[2][3][
0], pvr[2][4]
][0], pvr[2]
[5][0]}),
valid_one_hot({
    pvr[0][3][1]
    , pvr[0][4][
1], pvr[0][5]
][1], pvr[1]
[3][1], pvr[
1][4][1],
    pvr[1][5][1]
    , pvr[2][3][
1], pvr[2][4]
][1], pvr[2]
[5][1]}),
408
valid_one_hot({
    pvr[0][3][0]
    , pvr[0][4][
0], pvr[0][5]
][0], pvr[1]
[3][0], pvr[
1][4][0],
    pvr[1][5][0]
    , pvr[2][3][
0], pvr[2][4]
][0], pvr[2]
[5][0]}),
valid_one_hot({
    pvr[0][3][1]
    , pvr[0][4][
1], pvr[0][5]
][1], pvr[1]
[3][1], pvr[
1][4][1],
    pvr[1][5][1]
    , pvr[2][3][
1], pvr[2][4]
][1], pvr[2]
[5][1]}),
409
valid_one_hot({
    pvr[0][3][0]
    , pvr[0][4][
0], pvr[0][5]
][0], pvr[1]
[3][0], pvr[
1][4][0],
```

```

        pvr[1][5][0]
        , pvr[2][3][
0] , pvr[2][4]
][0] , pvr[2]
[5][0} }

410      };
411
412      end
413      else
414      begin
415          assign
416              squares_contains_single
417                  = squares_contains[
418                      0];
419          assign candidate_line_c
420              =
421              candidate_line_cols_reg
422                  [3][col_genvar] &
423                  candidate_line_cols_reg
424                  [6][col_genvar];
425          assign candidate_line_r
426              =
427              candidate_line_rows_reg
428                  [1][row_genvar] &
429                  candidate_line_rows_reg
430                  [2][row_genvar];
431          assign single_pos_sq =
432              {
433                  valid_one_hot({
434                      pvr[0][0][8]
435                      , pvr[0][1][
8], pvr[0][2]
][8], pvr[1]
][0][8], pvr[
1][1][8],
436                      pvr[1][2][8]
437                      , pvr[2][0][
8], pvr[2][1]
][8], pvr[2]
][2][8]}},
438          valid_one_hot({
439              pvr[0][0][7]
440              , pvr[0][1][
7], pvr[0][2]
][7], pvr[1]
][0][7], pvr[
1][1][7],
441              pvr[1][2][7]
442              , pvr[2][0][
7], pvr[2][1]
][7], pvr[2]
][2][7)}},
443          valid_one_hot({
444              pvr[0][0][6]
445              , pvr[0][1][
6], pvr[0][2]
][6], pvr[1]
][0][6], pvr[
1][1][6],

```

```
421     pvr[1][2][6]
        , pvr[2][0][
6] , pvr[2][1]
][6] , pvr[2]
[2][6]}),
valid_one_hot({
    pvr[0][0][5]
    , pvr[0][1][
5] , pvr[0][2]
][5] , pvr[1]
[0][5] , pvr[
1][1][5],
pvr[1][2][5]
    , pvr[2][0][
5] , pvr[2][1]
][5] , pvr[2]
[2][5]}),
valid_one_hot({
    pvr[0][0][4]
    , pvr[0][1][
4] , pvr[0][2]
][4] , pvr[1]
[0][4] , pvr[
1][1][4],
pvr[1][2][4]
    , pvr[2][0][
4] , pvr[2][1]
][4] , pvr[2]
[2][4]}),
valid_one_hot({
    pvr[0][0][3]
    , pvr[0][1][
3] , pvr[0][2]
][3] , pvr[1]
[0][3] , pvr[
1][1][3],
pvr[1][2][3]
    , pvr[2][0][
3] , pvr[2][1]
][3] , pvr[2]
[2][3]}),
valid_one_hot({
    pvr[0][0][2]
    , pvr[0][1][
2] , pvr[0][2]
][2] , pvr[1]
[0][2] , pvr[
1][1][2],
pvr[1][2][2]
    , pvr[2][0][
2] , pvr[2][1]
][2] , pvr[2]
[2][2]}),
valid_one_hot({
    pvr[0][0][1]
    , pvr[0][1][
1] , pvr[0][2]
][1] , pvr[1]
```

```

[0][1], pvr [
1][1][1],
pvr[1][2][1]
, pvr[2][0][
1], pvr[2][1
][1], pvr[2]
[2][1]}),
426
valid_one_hot({[
pvr[0][0][0]
, pvr[0][1][
0], pvr[0][2
][0], pvr[1]
[0][0], pvr[
1][1][0],
pvr[1][2][0]
, pvr[2][0][
0], pvr[2][1
][0], pvr[2]
[2][0]})}),
427
};
end
428
end
429
430
431
assign single_candidate_mask      = (~
rows_contains[row_genvar]) & (~
cols_contains[col_genvar]) & (~
squares_contains_single);
432
assign single_position_mask_temp = (
single_pos_row | single_pos_col |
single_pos_sq) & pvr[row_genvar][
col_genvar];
433
assign single_position_mask      = (
single_position_mask_temp) ?
single_position_mask_temp : 9,
b111_111_111;
434
assign guess_this_cell
= (timeout == 1) && (
row_genvar == guess_row[guess_number]
) && (col_genvar == guess_col[
guess_number]);
435
assign possibilities_mask      = pvr
[row_genvar][col_genvar]
436

437

```

438

439

440

441

442

```
443     always @(posedge clk_in)
444     begin
445       if (reset_in)
446         begin
447           done_countdown [
448             row_genvar] [
449               col_genvar]
450               <=
451               DONE_COUNTDOWN_START
452               ;
453               error_detected [
454                 row_genvar*GRID_SIZE
455                 + col_genvar] <= 1'
456                 b0;
457                 one_hot_board_reg [
458                   row_genvar] [
459                     col_genvar]
460                     <= one_hot(unresolved [
461                       row_genvar] [
462                         col_genvar]);
463                         // If the board has a
```

450

```
451                                         set value, it can
                                         only be that value
                                         // if not, the cell
                                         could be anything
452                                         pvr[row_genvar][
                                         col_genvar] <= |(
                                         one_hot(unresolved[
                                         row_genvar][
                                         col_genvar])) ?
453
454
455                                         'RESET_PREVS(pvr_prevs [
                                         row_genvar][
                                         col_genvar], |(
                                         one_hot(unresolved[
                                         row_genvar][
                                         col_genvar])) ?
456
457
458                                         end
459                                         else if ((|error_detected) & (|
                                         guess_number))
460                                         begin
                                         error_detected[
                                         row_genvar*GRID_SIZE
                                         + col_genvar] <= 1'
                                         b0;
```

```

462                               done_countdown [
463                                 row_genvar] [
464                                   col_genvar] <=
465                                     DONE_COUNTDOWN_START
466                                     ;
467                                     pvr[row_genvar] [
468                                       col_genvar] <=
469                                         pvr_prevs[row_genvar]
470                                           [col_genvar] [
471                                             guess_number-1];
472
473
474
475
476
477
478
479
480
481
482
483
done_countdown [
  row_genvar] [
  col_genvar] <=
DONE_COUNTDOWN_START
;
pvr[row_genvar] [
  col_genvar] <=
pvr_prevs[row_genvar]
  [col_genvar] [
guess_number-1];

if (valid_one_hot(
  pvr_prevs[row_genvar]
    [col_genvar] [
guess_number-1]))
begin
  one_hot_board_reg
    [row_genvar]
      [col_genvar]
        <=
  pvr_prevs[
    row_genvar] [
      col_genvar] [
        guess_number
          -1];
end
else
begin
  one_hot_board_reg
    [row_genvar]
      [col_genvar]
        <= 0;
end
end
else if ((full_row & ~(
  rows_solved[row_genvar])) |
(full_col & ~(cols_solved[
  col_genvar])))
begin
  // $display("ROW: %d,
  //           COL: %d", row_genvar
  //             , col_genvar);
  // $display("ERROR
  //           DETECTED HERE");
  // $display("FULL_COL:
  //           %d", full_col);
  // $display("FULL_ROW:
  //           %d", full_row);

  // $display("Rows
  //           Solved: ");
  // $display("%b %b %b %
  //           b %b %b %b %b",
  //           rows_solved[0],
  //
  //           //

```

```
484           rows_solved[1] ,  
485           //  
  
486           rows_solved[2] ,  
487           //  
  
488           rows_solved[3] ,  
489           //  
  
490           rows_solved[4] ,  
491           //  
  
492           rows_solved[5] ,  
493           //  
  
494           rows_solved[6] ,  
495           //  
  
496           rows_solved[7] ,  
497           //  
  
498           rows_solved[8] );  
499  
500           // $display("Columns  
501           Solved: ");  
502           // $display("%b %b %b %  
503           b %b %b %b %b",  
504           cols_solved[0] ,  
505           //  
506           cols_solved[1] ,  
507           //
```

```
496           cols_solved[2] ,  
497           //  
  
498           cols_solved[3] ,  
499           //  
  
500           cols_solved[4] ,  
501           //  
  
502           cols_solved[5] ,  
503           //  
  
504           cols_solved[6] ,  
505           //  
  
506           cols_solved[7] ,  
507           //  
  
508           cols_solved[8] );  
509  
510         error_detected[  
511             row_genvar*GRID_SIZE  
512             + col_genvar] <= 1;  
513         // $display("Output: ")  
514         ;  
515         // `PRINTGRID(solved);  
516     end  
517     else if (one_hot_board_reg[  
518         row_genvar][col_genvar] ==  
519         0)  
520     begin  
521         if (possibilities_mask  
522             == 0)  
523         begin  
524             error_detected[  
525                 row_genvar*  
526                 GRID_SIZE +
```

```

512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
      col_genvar]
      <= 1;
    end
    if (valid_one_hot(
      possibilities_mask))
begin
  one_hot_board_reg
    [row_genvar]
    [col_genvar]
    <=
    possibilities_mask
  ;
end
pvr[row_genvar] [
  col_genvar] <=
  possibilities_mask;

if (timeout)
begin
  done_countdown[
    row_genvar][
    col_genvar]
    <=
    DONE_COUNTDOWN_START
  ;
end
else if ((possibilities_mask
== pvr[row_genvar] [
  col_genvar]) && (done_countdown[
    row_genvar][
    col_genvar] > 0))
begin
  done_countdown[
    row_genvar][
    col_genvar]
    <=
    done_countdown[
      row_genvar]
      [col_genvar]
      - 1;
end
else if (done_countdown
  [row_genvar][
  col_genvar] > 0)
begin // something
  changed
  done_countdown[
    row_genvar][
    col_genvar]
    <=
    DONE_COUNTDOWN_START
  ;
end
else if (done_countdown[
  row_genvar][col_genvar] > 0)

```

```

533                               begin // already solved
534                               done_countdown[
535                                   row_genvar][
536                                   col_genvar] <= 0;
537
538                               end
539
540                               if ((timeout == 0) && (
541                                   row_genvar == guess_row[
542                                       guess_number]) && (
543                                   col_genvar == guess_col[
544                                       guess_number]))
545                               begin
546                                   pvr_prevs[row_genvar][
547                                       col_genvar][
548                                           guess_number] <= (~
549                                           guesses[guess_number])
550                                           ) & pvr[row_genvar]
551                                               [col_genvar];
552
553                               end
554
555                               else if (~timeout)
556                               begin
557                                   pvr_prevs[row_genvar][
558                                       col_genvar][
559                                           guess_number] <= pvr
560                                           [row_genvar][
561                                               col_genvar];
562
563                               end
564
565                               end
566
567                               assign unsolved[row_genvar][col_genvar]
568                                   = board_in[(row_genvar*
569                                       GRID_SIZE*4)+(col_genvar*4)+3:
570
571
572
573
574
575                               assign solved    [row_genvar][col_genvar]
576                                   = bcd(one_hot_board_reg[
577                                       row_genvar][col_genvar]);
578
579                               end
580
581                           end
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
759

```

560

561

562

563

564

565

566

567

568

```
569     assign cols_contains[solved_genvar] = (
```

570

571

572

573

574

575

576

577

578

579

```
580         assign rows_solved[solved_genvar] = &(
581             rows_contains[solved_genvar]);
582         assign cols_solved[solved_genvar] = &(
583             cols_contains[solved_genvar]);
584     end
585 endgenerate
586
587 generate
588     genvar row_square_genvar;
589     genvar col_square_genvar;
590     for (row_square_genvar = 0; row_square_genvar < 3;
591          row_square_genvar = row_square_genvar + 1)
592     begin: squares_generator
593         for (col_square_genvar = 0; col_square_genvar <
594              3; col_square_genvar = col_square_genvar +
595              1)
596         begin
597             assign squares_contains[(
598                 row_square_genvar * 3) +
599                 col_square_genvar] = (
```

593

594

595

596

597

598

599

600

601

602

603

```
assign squares_solved[(  
    row_square_genvar * 3) +  
    col_square_genvar] = &(  
    squares_contains[(row_square_genvar
```

```

604                                     * 3) + col_square_genvar));
605
606     end
607   endgenerate
608
609 // DONE/TIMEOUT
610 //
611
612     assign done_countdown_orred = 'OR_GRID(done_countdown);
613     assign timeout = ~|done_countdown_orred;
614     assign done_out = (&{rows_solved, cols_solved, squares_solved})
615       ;// | timeout | (~error_detected);
616
617 // SEQUENTIAL
618 //
619
620 // Naked group and Hidden group alg
621
622     reg [3:0] row_counter;
623     reg [3:0] col_counter;
624     wire [3:0] sq_number;
625
626     wire [3:0] number_of_ones_in_mask;
627     wire [3:0] number_of_zero_masks_rows;
628     wire [3:0] number_of_zero_masks_cols;
629     wire [3:0] number_of_zero_masks_sqs;
630
631     wire [(GRID_SIZE-1):0] anded_masks_row [(GRID_SIZE-1):0];
632     wire [(GRID_SIZE-1):0] anded_masks_col [(GRID_SIZE-1):0];
633     wire [(GRID_SIZE-1):0] anded_masks_sq [(GRID_SIZE-1):0];
634
635     wire [(GRID_SIZE-1):0] pvr_sq [(GRID_SIZE-1):0];
636
637     wire [(GRID_SIZE-1):0] hidden_rows_mask;
638     wire [(GRID_SIZE-1):0] hidden_cols_mask;
639     wire [(GRID_SIZE-1):0] hidden_sqs_mask;
640     wire [(GRID_SIZE-1):0] naked_rows_mask_1;
641     wire [3:0] naked_rows_sum_1 [(GRID_SIZE-1):0];
642     wire [(GRID_SIZE-1):0] naked_rows_mask_2;
643     wire [3:0] naked_rows_sum_2 [(GRID_SIZE-1):0];
644     wire [(GRID_SIZE-1):0] naked_rows_mask;
645     wire [(GRID_SIZE-1):0] naked_cols_mask_1;
646     wire [3:0] naked_cols_sum_1 [(GRID_SIZE-1):0];
647     wire [(GRID_SIZE-1):0] naked_cols_mask_2;
648     wire [3:0] naked_cols_sum_2 [(GRID_SIZE-1):0];
649     wire [(GRID_SIZE-1):0] naked_cols_mask;
650     wire [(GRID_SIZE-1):0] naked_sqs_mask_1;
651     wire [3:0] naked_sqs_sum_1 [(GRID_SIZE-1):0];
652     wire [(GRID_SIZE-1):0] naked_sqs_mask_2;
653     wire [3:0] naked_sqs_sum_2 [(GRID_SIZE-1):0];
654     wire [(GRID_SIZE-1):0] naked_sqs_mask;
655
656     wire hidden_group_detected_row;
657     wire hidden_group_detected_col;
658     wire hidden_group_detected_sq;

```

```
659         wire                               hidden_group_detected
660         ;
661         wire                               naked_group_detected_row;
662         wire                               naked_group_detected_col;
663         wire                               naked_group_detected_sq;
664         wire                               naked_group_detected;
665
666     generate
667         genvar a_genvar;
668         for (a_genvar = 0; a_genvar < (GRID_SIZE); a_genvar =
669             a_genvar + 1)
670             begin: a_generator
671                 assign anded_masks_row[a_genvar] = pvr [
672                     row_counter][col_counter] & pvr[row_counter]
673                         [a_genvar];
674                 assign anded_masks_col[a_genvar] = pvr [
675                     row_counter][col_counter] & pvr[a_genvar][
676                         col_counter];
677                 if (a_genvar < 3)
678                     begin
679                         assign pvr_sq[a_genvar]
680                             = mux9mask(sq_number,
```

677

678

679

680

681

682

683

684

685 **assign anded_masks_sq[a_genvar] = pvr [**

```
    row_counter][col_counter] & pvr_sq[  
    a_genvar];  
686    end  
687    else if (a_genvar < 6)  
688        begin  
689            assign pvr_sq[a_genvar]  
690                = mux9mask(sq_number,  
691
```

692

693

694

695

696

697

698

699

```
700         assign anded_masks_sq[a_genvar] = pvr[  
701             row_counter][col_counter] & pvr_sq[  
702                 a_genvar];  
703     end  
704     else  
705     begin  
706         assign pvr_sq[a_genvar]  
707             = mux9mask(sq_number,
```

705

706

707

708

709

710

711

712

713

714

```
715          assign anded_masks_sq[a_genvar] = pvr[  
716                                     row_counter][col_counter] & pvr_sq[  
717                                     a_genvar];  
718      end  
719  endgenerate  
720  
721  assign sq_number = get_square(row_counter, col_counter);  
722  assign hidden_rows_mask           = 'HIDDEN_GROUP_MASK(  
723                                     anded_masks_row);  
724  assign hidden_cols_mask           = 'HIDDEN_GROUP_MASK(  
725                                     anded_masks_col);  
726  assign hidden_sqs_mask           = 'HIDDEN_GROUP_MASK(  
727                                     anded_masks_sq);
```

```

725     // also need to check the ANDED masks
726     'SET_ARR_TO_SUM(naked_rows_sum_1, anded_masks_row);
727     assign naked_rows_mask_1 = ('NAKED_GROUP_MASK(
728         naked_rows_sum_1, number_of_ones_in_mask));
729     'SET_ARR_TO_SUM(naked_rows_sum_2, pvr[row_counter]);
730     assign naked_rows_mask_2 = ('NAKED_GROUP_MASK(
731         naked_rows_sum_2, number_of_ones_in_mask));
732     'SET_ARR_TO_SUM(naked_cols_sum_1, anded_masks_col);
733     assign naked_cols_mask_1 = ('NAKED_GROUP_MASK(
734         naked_cols_sum_1, number_of_ones_in_mask));
735     'SET_ARR_TO_SUM_2D(naked_cols_sum_2, pvr, col_counter);
736     assign naked_cols_mask_2 = ('NAKED_GROUP_MASK(
737         naked_cols_sum_2, number_of_ones_in_mask));
738     'SET_ARR_TO_SUM(naked_sqs_sum_1, anded_masks_sq);
739     assign naked_sqs_mask_1 = ('NAKED_GROUP_MASK(
740         naked_sqs_sum_1, number_of_ones_in_mask));
741     'SET_ARR_TO_SUM(naked_sqs_sum_2, pvr_sq);
742     assign naked_sqs_mask_2 = ('NAKED_GROUP_MASK(
743         naked_sqs_sum_2, number_of_ones_in_mask));

744     assign naked_cols_mask = naked_cols_mask_1 &
745         naked_cols_mask_2;
746     assign naked_rows_mask = naked_rows_mask_1 &
747         naked_rows_mask_2;
748     assign naked_sqs_mask = naked_sqs_mask_1 &
749         naked_sqs_mask_2;

750     assign hidden_group_detected_row = (naked_group_detected == 0)
751         && (number_of_ones_in_mask > 1) && (number_of_ones_in_mask <
752             9) && (9 == (number_of_ones_in_mask +
753                 number_of_zero_masks_rows));
754     assign hidden_group_detected_col = (naked_group_detected == 0)
755         && (number_of_ones_in_mask > 1) && (number_of_ones_in_mask <
756             9) && (9 == (number_of_ones_in_mask +
757                 number_of_zero_masks_cols));
758     assign hidden_group_detected_sq = (naked_group_detected == 0)
759         && (number_of_ones_in_mask > 1) && (number_of_ones_in_mask <
760             9) && (9 == (number_of_ones_in_mask +
761                 number_of_zero_masks_sqs));

762     assign naked_group_detected = naked_group_detected_sq |
763         naked_group_detected_col | naked_group_detected_row;
764     assign hidden_group_detected = hidden_group_detected_sq |
765         hidden_group_detected_col | hidden_group_detected_row;

766     assign naked_group_detected_row = (number_of_ones_in_mask > 1)
767         && (number_of_ones_in_mask < 9) && (number_of_ones_in_mask
768             == 'SUM_L9_MASK(naked_rows_mask));
769     assign naked_group_detected_col = (number_of_ones_in_mask > 1)
770         && (number_of_ones_in_mask < 9) && (number_of_ones_in_mask
771             == 'SUM_L9_MASK(naked_cols_mask));
772     assign naked_group_detected_sq = (number_of_ones_in_mask > 1)
773         && (number_of_ones_in_mask < 9) && (number_of_ones_in_mask
774             == 'SUM_L9_MASK(naked_sqs_mask));

```

```

    && (number_of_ones_in_mask < 9) && (number_of_ones_in_mask
    == 'SUM_L9_MASK(naked_cols_mask));
757 assign naked_group_detected_sq = (number_of_ones_in_mask > 1)
    && (number_of_ones_in_mask < 9) && (number_of_ones_in_mask
    == 'SUM_L9_MASK(naked_sqs_mask));

758
759 always @ (posedge clk_in)
760 begin
761     if (reset_in)
762     begin
763         'RESET_GRID(gmr, 9'b111_111_111);
764         row_counter <= 0;
765         col_counter <= 0;
766     end
767     else if (!error_detected)
768     begin
769         'RESET_GRID(gmr, 9'b111_111_111);
770     end
771     else
772     begin
773         if (row_counter == 4'd8)
774         begin
775             if (col_counter == 4'd8)
776             begin
777                 col_counter <= 4'b0;
778             end
779             else
780             begin
781                 col_counter <= col_counter + 1;
782             end
783             row_counter <= 4'b0;
784         end
785         else
786         begin
787             row_counter <= row_counter + 1;
788         end
789
790         if (hidden_group_detected_row)
791         begin
792             'ASSIGN_ARR_9(gmr[row_counter],
793                         anded_masks_row, hidden_rows_mask);
794         end
795         if (hidden_group_detected_col)
796         begin
797             'ASSIGN_ARR_TO_DIM_2_9(gmr,
798                         anded_masks_col, col_counter,
799                         hidden_cols_mask);
800         end
801         if (hidden_group_detected_sq)
802         begin
803             case (sq_number)
                 0:
                     begin
                         gmr[0][0] <=
                             hidden_sqs_mask
                             [0] ?
                             anded_masks_sq
                             [0] : gmr[0]

```

```
804           [0] ;
gmr[0][1] <=
hidden_sqs_mask
[1] ?
anded_masks_sq
[1] : gmr[0]
[1];
805           gmr[0][2] <=
hidden_sqs_mask
[2] ?
anded_masks_sq
[2] : gmr[0]
[2];
806           gmr[1][0] <=
hidden_sqs_mask
[3] ?
anded_masks_sq
[3] : gmr[1]
[0];
807           gmr[1][1] <=
hidden_sqs_mask
[4] ?
anded_masks_sq
[4] : gmr[1]
[1];
808           gmr[1][2] <=
hidden_sqs_mask
[5] ?
anded_masks_sq
[5] : gmr[1]
[2];
809           gmr[2][0] <=
hidden_sqs_mask
[6] ?
anded_masks_sq
[6] : gmr[2]
[0];
810           gmr[2][1] <=
hidden_sqs_mask
[7] ?
anded_masks_sq
[7] : gmr[2]
[1];
811           gmr[2][2] <=
hidden_sqs_mask
[8] ?
anded_masks_sq
[8] : gmr[2]
[2];
812           end
813       1:
814           begin
815               gmr[0][3] <=
hidden_sqs_mask
[0] ?
anded_masks_sq
[0] : gmr[0]
[3];
```

```
816                                     gmr[0][4] <=
817                                         hidden_sqs_mask
818                                         [1] ?
819                                         anded_masks_sq
820                                         [1] : gmr[0]
821                                         [4];
822                                         gmr[0][5] <=
823                                         hidden_sqs_mask
824                                         [2] ?
825                                         anded_masks_sq
826                                         [2] : gmr[0]
827                                         [5];
828                                         gmr[1][3] <=
829                                         hidden_sqs_mask
830                                         [3] ?
831                                         anded_masks_sq
832                                         [3] : gmr[1]
833                                         [3];
834                                         gmr[1][4] <=
835                                         hidden_sqs_mask
836                                         [4] ?
837                                         anded_masks_sq
838                                         [4] : gmr[1]
839                                         [4];
840                                         gmr[1][5] <=
841                                         hidden_sqs_mask
842                                         [5] ?
843                                         anded_masks_sq
844                                         [5] : gmr[1]
845                                         [5];
846                                         gmr[2][3] <=
847                                         hidden_sqs_mask
848                                         [6] ?
849                                         anded_masks_sq
850                                         [6] : gmr[2]
851                                         [3];
852                                         gmr[2][4] <=
853                                         hidden_sqs_mask
854                                         [7] ?
855                                         anded_masks_sq
856                                         [7] : gmr[2]
857                                         [4];
858                                         gmr[2][5] <=
859                                         hidden_sqs_mask
860                                         [8] ?
861                                         anded_masks_sq
862                                         [8] : gmr[2]
863                                         [5];
864                                         end
865                                         2:
866                                         begin
867                                         gmr[0][6] <=
868                                         hidden_sqs_mask
869                                         [0] ?
870                                         anded_masks_sq
871                                         [0] : gmr[0]
872                                         [6];
873                                         gmr[0][7] <=
```

```
829         hidden_sqs_mask  
830             [1] ?  
831                 anded_masks_sq  
832                     [1] : gmr[0]  
833                         [7];  
834                     gmr[0][8] <=  
835                         hidden_sqs_mask  
836                         [2] ?  
837                             anded_masks_sq  
838                                 [2] : gmr[0]  
839                                     [8];  
840                                     gmr[1][6] <=  
841                                         hidden_sqs_mask  
842                                         [3] ?  
843                                             anded_masks_sq  
844                                                 [3] : gmr[1]  
845                                                 [6];  
846                                             gmr[1][7] <=  
847                                                 hidden_sqs_mask  
848                                                 [4] ?  
849                                                 anded_masks_sq  
850                                                 [4] : gmr[1]  
851                                                 [7];  
852                                             gmr[1][8] <=  
853                                                 hidden_sqs_mask  
854                                                 [5] ?  
855                                                 anded_masks_sq  
856                                                 [5] : gmr[1]  
857                                                 [8];  
858                                             gmr[2][6] <=  
859                                                 hidden_sqs_mask  
860                                                 [6] ?  
861                                                 anded_masks_sq  
862                                                 [6] : gmr[2]  
863                                                 [6];  
864                                             gmr[2][7] <=  
865                                                 hidden_sqs_mask  
866                                                 [7] ?  
867                                                 anded_masks_sq  
868                                                 [7] : gmr[2]  
869                                                 [7];  
870                                             gmr[2][8] <=  
871                                                 hidden_sqs_mask  
872                                                 [8] ?  
873                                                 anded_masks_sq  
874                                                 [8] : gmr[2]  
875                                                 [8];  
876         end  
877     3:  
878         begin  
879             gmr[3][0] <=  
880                 hidden_sqs_mask  
881                 [0] ?  
882                     anded_masks_sq  
883                     [0] : gmr[3]  
884                     [0];  
885                     gmr[3][1] <=  
886                         hidden_sqs_mask
```

```

841           [1] ?
anded_masks_sq
[1] : gmr[3]
[1];
gmr[3][2] <=
hidden_sqs_mask
[2] ?
anded_masks_sq
[2] : gmr[3]
[2];
gmr[4][0] <=
hidden_sqs_mask
[3] ?
anded_masks_sq
[3] : gmr[4]
[0];
gmr[4][1] <=
hidden_sqs_mask
[4] ?
anded_masks_sq
[4] : gmr[4]
[1];
gmr[4][2] <=
hidden_sqs_mask
[5] ?
anded_masks_sq
[5] : gmr[4]
[2];
gmr[5][0] <=
hidden_sqs_mask
[6] ?
anded_masks_sq
[6] : gmr[5]
[0];
gmr[5][1] <=
hidden_sqs_mask
[7] ?
anded_masks_sq
[7] : gmr[5]
[1];
gmr[5][2] <=
hidden_sqs_mask
[8] ?
anded_masks_sq
[8] : gmr[5]
[2];
848           end
849           4:
850           begin
851               gmr[3][3] <=
hidden_sqs_mask
[0] ?
anded_masks_sq
[0] : gmr[3]
[3];
gmr[3][4] <=
hidden_sqs_mask
[1] ?
852

```

```

853           anded_masks_sq
854           [1] : gmr[3]
855           [4];
856           gmr[3][5] <=
857             hidden_sqs_mask
858             [2] ?
859               anded_masks_sq
860               [2] : gmr[3]
861               [5];
862               gmr[4][3] <=
863                 hidden_sqs_mask
864                 [3] ?
865                   anded_masks_sq
866                   [3] : gmr[4]
867                   [3];
868                   gmr[4][4] <=
869                     hidden_sqs_mask
870                     [4] ?
871                       anded_masks_sq
872                       [4] : gmr[4]
873                       [4];
874                       gmr[4][5] <=
875                         hidden_sqs_mask
876                         [5] ?
877                           anded_masks_sq
878                           [5] : gmr[4]
879                           [5];
880                           gmr[5][3] <=
881                             hidden_sqs_mask
882                             [6] ?
883                               anded_masks_sq
884                               [6] : gmr[5]
885                               [3];
886                               gmr[5][4] <=
887                                 hidden_sqs_mask
888                                 [7] ?
889                                   anded_masks_sq
890                                   [7] : gmr[5]
891                                   [4];
892                                   gmr[5][5] <=
893                                     hidden_sqs_mask
894                                     [8] ?
895                                       anded_masks_sq
896                                       [8] : gmr[5]
897                                       [5];
898
899           end
900           5:
901             begin
902               gmr[3][6] <=
903                 hidden_sqs_mask
904                 [0] ?
905                   anded_masks_sq
906                   [0] : gmr[3]
907                   [6];
908                   gmr[3][7] <=
909                     hidden_sqs_mask
910                     [1] ?
911                       anded_masks_sq

```

```
865           [1] : gmr[3]
865           [7];
865           gmr[3][8] <=
865             hidden_sqs_mask
865             [2] ?
865               anded_masks_sq
865               [2] : gmr[3]
865               [8];
866               gmr[4][6] <=
866                 hidden_sqs_mask
866                 [3] ?
866                   anded_masks_sq
866                   [3] : gmr[4]
866                   [6];
867                   gmr[4][7] <=
867                     hidden_sqs_mask
867                     [4] ?
867                       anded_masks_sq
867                       [4] : gmr[4]
867                       [7];
868                       gmr[4][8] <=
868                         hidden_sqs_mask
868                         [5] ?
868                           anded_masks_sq
868                           [5] : gmr[4]
868                           [8];
869                           gmr[5][6] <=
869                             hidden_sqs_mask
869                             [6] ?
869                               anded_masks_sq
869                               [6] : gmr[5]
869                               [6];
870                               gmr[5][7] <=
870                                 hidden_sqs_mask
870                                 [7] ?
870                                   anded_masks_sq
870                                   [7] : gmr[5]
870                                   [7];
871                                   gmr[5][8] <=
871                                     hidden_sqs_mask
871                                     [8] ?
871                                       anded_masks_sq
871                                       [8] : gmr[5]
871                                       [8];
872           end
873       6:
874       begin
875         gmr[6][0] <=
875           hidden_sqs_mask
875           [0] ?
875             anded_masks_sq
875             [0] : gmr[6]
875             [0];
876             gmr[6][1] <=
876               hidden_sqs_mask
876               [1] ?
876                 anded_masks_sq
876                 [1] : gmr[6]
```

```
877           [1];
gmr[6][2] <=
hidden_sqs_mask
[2] ?
anded_masks_sq
[2] : gmr[6]
[2];
878           gmr[7][0] <=
hidden_sqs_mask
[3] ?
anded_masks_sq
[3] : gmr[7]
[0];
gmr[7][1] <=
hidden_sqs_mask
[4] ?
anded_masks_sq
[4] : gmr[7]
[1];
879           gmr[7][2] <=
hidden_sqs_mask
[5] ?
anded_masks_sq
[5] : gmr[7]
[2];
gmr[8][0] <=
hidden_sqs_mask
[6] ?
anded_masks_sq
[6] : gmr[8]
[0];
880           gmr[8][1] <=
hidden_sqs_mask
[7] ?
anded_masks_sq
[7] : gmr[8]
[1];
gmr[8][2] <=
hidden_sqs_mask
[8] ?
anded_masks_sq
[8] : gmr[8]
[2];
881           end
882           7:
883           begin
gmr[6][3] <=
hidden_sqs_mask
[0] ?
anded_masks_sq
[0] : gmr[6]
[3];
gmr[6][4] <=
hidden_sqs_mask
[1] ?
anded_masks_sq
[1] : gmr[6]
[4];
884
885
886
887
888
```

```
889           gmr[6][5] <=
890             hidden_sqs_mask
891               [2] ?
892                 anded_masks_sq
893                   [2] : gmr[6]
894                     [5];
895                     gmr[7][3] <=
896                       hidden_sqs_mask
897                         [3] ?
898                           anded_masks_sq
899                             [3] : gmr[7]
900                               [3];
901                               gmr[7][4] <=
902                                 hidden_sqs_mask
903                                   [4] ?
904                                     anded_masks_sq
905                                       [4] : gmr[7]
906                                         [4];
907                                         gmr[7][5] <=
908                                           hidden_sqs_mask
909                                             [5] ?
910                                               anded_masks_sq
911                                                 [5] : gmr[7]
912                                                   [5];
913                                                   gmr[8][3] <=
914             hidden_sqs_mask
915               [6] ?
916                 anded_masks_sq
917                   [6] : gmr[8]
918                     [3];
919                     gmr[8][4] <=
920             hidden_sqs_mask
921               [7] ?
922                 anded_masks_sq
923                   [7] : gmr[8]
924                     [4];
925                     gmr[8][5] <=
926             hidden_sqs_mask
927               [8] ?
928                 anded_masks_sq
929                   [8] : gmr[8]
930                     [5];
931                     end
932           8:
933             begin
934               gmr[6][6] <=
935                 hidden_sqs_mask
936                   [0] ?
937                     anded_masks_sq
938                       [0] : gmr[6]
939                         [6];
940                         gmr[6][7] <=
941               hidden_sqs_mask
942                 [1] ?
943                   anded_masks_sq
944                     [1] : gmr[6]
945                       [7];
946                       gmr[6][8] <=
```

```

902           hidden_sqs_mask
903             [2] ?
904               anded_masks_sq
905                 [2] : gmr[6]
906                   [8];
907               gmr[7][6] <=
908                 hidden_sqs_mask
909                   [3] ?
910                     anded_masks_sq
911                       [3] : gmr[7]
912                         [6];
913                     gmr[7][7] <=
914                       hidden_sqs_mask
915                         [4] ?
916                           anded_masks_sq
917                             [4] : gmr[7]
918                               [7];
919                     gmr[7][8] <=
920                       hidden_sqs_mask
921                         [5] ?
922                           anded_masks_sq
923                             [5] : gmr[7]
924                               [8];
925                     gmr[8][6] <=
926                       hidden_sqs_mask
927                         [6] ?
928                           anded_masks_sq
929                             [6] : gmr[8]
930                               [6];
931                     gmr[8][7] <=
932                       hidden_sqs_mask
933                         [7] ?
934                           anded_masks_sq
935                             [7] : gmr[8]
936                               [7];
937                     gmr[8][8] <=
938                       hidden_sqs_mask
939                         [8] ?
940                           anded_masks_sq
941                             [8] : gmr[8]
942                               [8];
943
944           end
945         default: ;
946       endcase
947     end
948   if (naked_group_detected_row)
949   begin
950     'ASSIGN_ARR_9_CONST(gmr[row_counter], ~
951       pvr[row_counter][col_counter], ~
952       naked_rows_mask);
953   end
954   if (naked_group_detected_col)
955   begin
956     'ASSIGN_ARR_TO_DIM_2_9_CONST(gmr, ~pvr[
957       row_counter][col_counter],
958       col_counter, ~naked_cols_mask);
959   end
960   if (naked_group_detected_sq)

```

```
921         begin
922             case (sq_number)
923                 0:
924                     begin
925                         gmr[0][0] <= ~
926                             naked_sqs_mask
927                             [0] ? ~pvr[
928                                 row_counter]
929                                 [col_counter]
930                                 ] : gmr[0][0]
931                                 ];
932                         gmr[0][1] <= ~
933                             naked_sqs_mask
934                             [1] ? ~pvr[
935                                 row_counter]
936                                 [col_counter]
937                                 ] : gmr[0][1]
938                                 ];
939                         gmr[0][2] <= ~
940                             naked_sqs_mask
941                             [2] ? ~pvr[
942                                 row_counter]
943                                 [col_counter]
944                                 ] : gmr[0][2]
945                                 ];
946                         gmr[1][0] <= ~
947                             naked_sqs_mask
948                             [3] ? ~pvr[
949                                 row_counter]
950                                 [col_counter]
951                                 ] : gmr[1][0]
952                                 ];
953                         gmr[1][1] <= ~
954                             naked_sqs_mask
955                             [4] ? ~pvr[
956                                 row_counter]
957                                 [col_counter]
958                                 ] : gmr[1][1]
959                                 ];
960                         gmr[1][2] <= ~
961                             naked_sqs_mask
962                             [5] ? ~pvr[
963                                 row_counter]
964                                 [col_counter]
965                                 ] : gmr[1][2]
966                                 ];
967                         gmr[2][0] <= ~
968                             naked_sqs_mask
969                             [6] ? ~pvr[
970                                 row_counter]
971                                 [col_counter]
972                                 ] : gmr[2][0]
973                                 ];
974                         gmr[2][1] <= ~
975                             naked_sqs_mask
976                             [7] ? ~pvr[
977                                 row_counter]
978                                 [col_counter]
```

```

] : gmr[2][1
];
gmr[2][2] <= ~
naked_sqs_mask
[8] ? ~pvr[
row_counter]
[col_counter
] : gmr[2][2
];

934      end
935
936      1:
937      begin
938          gmr[0][3] <= ~
naked_sqs_mask
[0] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][3
];

939          gmr[0][4] <= ~
naked_sqs_mask
[1] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][4
];

940          gmr[0][5] <= ~
naked_sqs_mask
[2] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][5
];

941          gmr[1][3] <= ~
naked_sqs_mask
[3] ? ~pvr[
row_counter]
[col_counter
] : gmr[1][3
];

942          gmr[1][4] <= ~
naked_sqs_mask
[4] ? ~pvr[
row_counter]
[col_counter
] : gmr[1][4
];

943          gmr[1][5] <= ~
naked_sqs_mask
[5] ? ~pvr[
row_counter]
[col_counter
] : gmr[1][5
];

944          gmr[2][3] <= ~
naked_sqs_mask
[6] ? ~pvr[
row_counter]

```

```
944           [col_counter
] : gmr[2][3
];
945           gmr[2][4] <= ~
naked_sqs_mask
[7] ? ~pvr[
row_counter]
[col_counter
] : gmr[2][4
];
946           gmr[2][5] <= ~
naked_sqs_mask
[8] ? ~pvr[
row_counter]
[col_counter
] : gmr[2][5
];
947           end
948           2:
949           begin
950               gmr[0][6] <= ~
naked_sqs_mask
[0] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][6
];
951               gmr[0][7] <= ~
naked_sqs_mask
[1] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][7
];
952               gmr[0][8] <= ~
naked_sqs_mask
[2] ? ~pvr[
row_counter]
[col_counter
] : gmr[0][8
];
953               gmr[1][6] <= ~
naked_sqs_mask
[3] ? ~pvr[
row_counter]
[col_counter
] : gmr[1][6
];
954               gmr[1][7] <= ~
naked_sqs_mask
[4] ? ~pvr[
row_counter]
[col_counter
] : gmr[1][7
];
955               gmr[1][8] <= ~
naked_sqs_mask
[5] ? ~pvr[
```

```

955           row_counter]
956           [col_counter
957           ] : gmr[1][8
958           ];
959           gmr[2][6] <= ~
960             naked_sqs_mask
961             [6] ? ~pvr[
962               row_counter]
963               [col_counter
964               ] : gmr[2][6
965               ];
966               gmr[2][7] <= ~
967                 naked_sqs_mask
968                 [7] ? ~pvr[
969                   row_counter]
970                     [col_counter
971                     ] : gmr[2][7
972                     ];
973                     gmr[2][8] <= ~
974                       naked_sqs_mask
975                         [8] ? ~pvr[
976                           row_counter]
977                             [col_counter
978                             ] : gmr[2][8
979                             ];
980
981           end
982           3:
983           begin
984             gmr[3][0] <= ~
985               naked_sqs_mask
986               [0] ? ~pvr[
987                 row_counter]
988                   [col_counter
989                   ] : gmr[3][0
990                   ];
991                   gmr[3][1] <= ~
992                     naked_sqs_mask
993                     [1] ? ~pvr[
994                       row_counter]
995                         [col_counter
996                         ] : gmr[3][1
997                         ];
998                         gmr[3][2] <= ~
999                           naked_sqs_mask
1000                           [2] ? ~pvr[
1001                             row_counter]
1002                               [col_counter
1003                               ] : gmr[3][2
1004                               ];
1005                               gmr[4][0] <= ~
1006                                 naked_sqs_mask
1007                                 [3] ? ~pvr[
1008                                   row_counter]
1009                                     [col_counter
1010                                     ] : gmr[4][0
1011                                     ];
1012                                     gmr[4][1] <= ~
1013                                       naked_sqs_mask

```

```

[4] ? ~pvr[
row_counter]
[col_counter]
] : gmr[4][1]
];
gmr[4][2] <= ~
naked_sqs_mask
[5] ? ~pvr[
row_counter]
[col_counter]
] : gmr[4][2]
];
gmr[5][0] <= ~
naked_sqs_mask
[6] ? ~pvr[
row_counter]
[col_counter]
] : gmr[5][0]
];
gmr[5][1] <= ~
naked_sqs_mask
[7] ? ~pvr[
row_counter]
[col_counter]
] : gmr[5][1]
];
gmr[5][2] <= ~
naked_sqs_mask
[8] ? ~pvr[
row_counter]
[col_counter]
] : gmr[5][2]
];
969
970      end
971
972      4:
973      begin
974          gmr[3][3] <= ~
naked_sqs_mask
[0] ? ~pvr[
row_counter]
[col_counter]
] : gmr[3][3]
];
gmr[3][4] <= ~
naked_sqs_mask
[1] ? ~pvr[
row_counter]
[col_counter]
] : gmr[3][4]
];
975          gmr[3][5] <= ~
naked_sqs_mask
[2] ? ~pvr[
row_counter]
[col_counter]
] : gmr[3][5]
];
976          gmr[4][3] <= ~

```

```

naked_sqs_mask
[3] ? ~pvr[
row_counter]
[col_counter
] : gmr[4][3
];
gmr[4][4] <= ~
naked_sqs_mask
[4] ? ~pvr[
row_counter]
[col_counter
] : gmr[4][4
];
gmr[4][5] <= ~
naked_sqs_mask
[5] ? ~pvr[
row_counter]
[col_counter
] : gmr[4][5
];
gmr[5][3] <= ~
naked_sqs_mask
[6] ? ~pvr[
row_counter]
[col_counter
] : gmr[5][3
];
gmr[5][4] <= ~
naked_sqs_mask
[7] ? ~pvr[
row_counter]
[col_counter
] : gmr[5][4
];
gmr[5][5] <= ~
naked_sqs_mask
[8] ? ~pvr[
row_counter]
[col_counter
] : gmr[5][5
];
981
end
5:
begin
gmr[3][6] <= ~
naked_sqs_mask
[0] ? ~pvr[
row_counter]
[col_counter
] : gmr[3][6
];
gmr[3][7] <= ~
naked_sqs_mask
[1] ? ~pvr[
row_counter]
[col_counter
] : gmr[3][7
];
982
983
984
985
986

```

```

987           gmr[3][8] <= ~
988             naked_sqs_mask
989               [2] ? ~pvr[
990                 row_counter]
991                   [col_counter]
992                     ] : gmr[3][8]
993                       ];
994
995           gmr[4][6] <= ~
996             naked_sqs_mask
997               [3] ? ~pvr[
998                 row_counter]
999                   [col_counter]
1000                     ] : gmr[4][6]
1001                       ];
1002           gmr[4][7] <= ~
1003             naked_sqs_mask
1004               [4] ? ~pvr[
1005                 row_counter]
1006                   [col_counter]
1007                     ] : gmr[4][7]
1008                       ];
1009           gmr[4][8] <= ~
1010             naked_sqs_mask
1011               [5] ? ~pvr[
1012                 row_counter]
1013                   [col_counter]
1014                     ] : gmr[4][8]
1015                       ];
1016           gmr[5][6] <= ~
1017             naked_sqs_mask
1018               [6] ? ~pvr[
1019                 row_counter]
1020                   [col_counter]
1021                     ] : gmr[5][6]
1022                       ];
1023           gmr[5][7] <= ~
1024             naked_sqs_mask
1025               [7] ? ~pvr[
1026                 row_counter]
1027                   [col_counter]
1028                     ] : gmr[5][7]
1029                       ];
1030           gmr[5][8] <= ~
1031             naked_sqs_mask
1032               [8] ? ~pvr[
1033                 row_counter]
1034                   [col_counter]
1035                     ] : gmr[5][8]
1036                       ];
1037
1038           end
1039           6:
1040             begin
1041               gmr[6][0] <= ~
1042                 naked_sqs_mask
1043                   [0] ? ~pvr[
1044                     row_counter]
1045                         [col_counter]
1046                           ] : gmr[6][0]

```

```

998                               ] ;
gmr[6][1] <= ~
naked_sqs_mask
[1] ? ~pvr[
row_counter]
[col_counter
] : gmr[6][1
];
999                               ] ;
gmr[6][2] <= ~
naked_sqs_mask
[2] ? ~pvr[
row_counter]
[col_counter
] : gmr[6][2
];
1000                              ] ;
gmr[7][0] <= ~
naked_sqs_mask
[3] ? ~pvr[
row_counter]
[col_counter
] : gmr[7][0
];
1001                              ] ;
gmr[7][1] <= ~
naked_sqs_mask
[4] ? ~pvr[
row_counter]
[col_counter
] : gmr[7][1
];
1002                              ] ;
gmr[7][2] <= ~
naked_sqs_mask
[5] ? ~pvr[
row_counter]
[col_counter
] : gmr[7][2
];
1003                              ] ;
gmr[8][0] <= ~
naked_sqs_mask
[6] ? ~pvr[
row_counter]
[col_counter
] : gmr[8][0
];
1004                              ] ;
gmr[8][1] <= ~
naked_sqs_mask
[7] ? ~pvr[
row_counter]
[col_counter
] : gmr[8][1
];
1005                              ] ;
gmr[8][2] <= ~
naked_sqs_mask
[8] ? ~pvr[
row_counter]
[col_counter
] : gmr[8][2
];
1006                                         end

```

```
1007                                         7:  
1008                                         begin  
1009                                         gmr[6][3] <= ~  
1010                                         naked_sqs_mask  
1011                                         [0] ? ~pvr[  
1012                                         row_counter]  
1013                                         [col_counter  
1014                                         ] : gmr[6][3  
1015                                         ];  
1016                                         gmr[6][4] <= ~  
1017                                         naked_sqs_mask  
1018                                         [1] ? ~pvr[  
1019                                         row_counter]  
1020                                         [col_counter  
1021                                         ] : gmr[6][4  
1022                                         ];  
1023                                         gmr[6][5] <= ~  
1024                                         naked_sqs_mask  
1025                                         [2] ? ~pvr[  
1026                                         row_counter]  
1027                                         [col_counter  
1028                                         ] : gmr[6][5  
1029                                         ];  
1030                                         gmr[7][3] <= ~  
1031                                         naked_sqs_mask  
1032                                         [3] ? ~pvr[  
1033                                         row_counter]  
1034                                         [col_counter  
1035                                         ] : gmr[7][3  
1036                                         ];  
1037                                         gmr[7][4] <= ~  
1038                                         naked_sqs_mask  
1039                                         [4] ? ~pvr[  
1040                                         row_counter]  
1041                                         [col_counter  
1042                                         ] : gmr[7][4  
1043                                         ];  
1044                                         gmr[7][5] <= ~  
1045                                         naked_sqs_mask  
1046                                         [5] ? ~pvr[  
1047                                         row_counter]  
1048                                         [col_counter  
1049                                         ] : gmr[7][5  
1050                                         ];  
1051                                         gmr[8][3] <= ~  
1052                                         naked_sqs_mask  
1053                                         [6] ? ~pvr[  
1054                                         row_counter]  
1055                                         [col_counter  
1056                                         ] : gmr[8][3  
1057                                         ];  
1058                                         gmr[8][4] <= ~  
1059                                         naked_sqs_mask  
1060                                         [7] ? ~pvr[  
1061                                         row_counter]  
1062                                         [col_counter  
1063                                         ] : gmr[8][4  
1064                                        ];
```

```

1017                                     gmr[8][5] <= ~
1018                                         naked_sqs_mask
1019                                         [8] ? ~pvr[
1020                                         row_counter]
1021                                         [col_counter
1022                                         ] : gmr[8][5]
1023                                         ] ;
1018                                     end
1019                                     8:
1020                                     begin
1021                                         gmr[6][6] <= ~
1022                                         naked_sqs_mask
1023                                         [0] ? ~pvr[
1024                                         row_counter]
1025                                         [col_counter
1026                                         ] : gmr[6][6]
1027                                         ] ;
1022                                         gmr[6][7] <= ~
1023                                         naked_sqs_mask
1024                                         [1] ? ~pvr[
1025                                         row_counter]
1026                                         [col_counter
1027                                         ] : gmr[6][7]
1023                                         ] ;
1023                                         gmr[6][8] <= ~
1024                                         naked_sqs_mask
1025                                         [2] ? ~pvr[
1026                                         row_counter]
1027                                         [col_counter
1024                                         ] : gmr[6][8]
1025                                         ] ;
1024                                         gmr[7][6] <= ~
1025                                         naked_sqs_mask
1026                                         [3] ? ~pvr[
1027                                         row_counter]
1024                                         [col_counter
1025                                         ] : gmr[7][6]
1026                                         ] ;
1025                                         gmr[7][7] <= ~
1026                                         naked_sqs_mask
1027                                         [4] ? ~pvr[
1024                                         row_counter]
1025                                         [col_counter
1026                                         ] : gmr[7][7]
1027                                         ] ;
1026                                         gmr[7][8] <= ~
1027                                         naked_sqs_mask
1024                                         [5] ? ~pvr[
1025                                         row_counter]
1026                                         [col_counter
1027                                         ] : gmr[7][8]
1024                                         ] ;
1027                                         gmr[8][6] <= ~
1028                                         naked_sqs_mask
1029                                         [6] ? ~pvr[
1026                                         row_counter]
1027                                         [col_counter
1028                                         ] : gmr[8][6]
1026                                         ] ;

```

```

1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2198
2199
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2278
2279
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2298
2299
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2378
2379
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2388
2389
2389
2390
2391
2392
2393
2394
2395
2396
2397
2397
2398
2398
2399
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2428
2429
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2438
2439
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2448
2449
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2478
2479
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2488
2489
2489
2490
2491
2492
2493
2494
2495
2496
2497
2497
2498
2498
2499
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2528
2529
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2538
2539
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2548
2549
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2578
2579
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2588
2589
2589
2590
2591
2592
2593
2594
2595
2596
2597
2597
2598
2598
2599
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2628
2629
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2638
2639
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2648
2649
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2678
2679
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2688
2689
2689
2690
2691
2692
2693
2694
2695
2696
2697
2697
2698
2698
2699
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2728
2729
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2738
2739
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2748
2749
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2778
2779
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2788
2789
2789
2790
2791
2792
2793
2794
2795
2796
2797
2797
2798
2798
2799
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2828
2829
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2838
2839
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2848
2849
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2888
2889
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2898
2899
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2928
2929
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2938
2939
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2948
2949
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2988
2989
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2998
2999
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3028
3029
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3048
3049
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3088
3089
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3098
3099
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3128
3129
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3138
3139
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3148
3149
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3198
3199
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3228
3229
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3238
3239
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3248
3249
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3288
3289
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3298
3299
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3309
3310
3311
3312
3313
3314
3315
3316
3317
3
```

1059

1060

1061

1062

```
candidate_line_rows_reg  
[0][1] <=  
get_exclusive_line_possibilities  
(
```

1063

1064

1065

1066

1067

```
candidate_line_rows_reg  
[0][2] <=  
get_exclusive_line_possibilities  
(
```

1068

1069

1070

1071

1072

```
candidate_line_cols_reg  
[0][0] <=  
get_exclusive_line_possibilities  
(
```

1073

1074

1075

1076

1077

```
candidate_line_cols_reg  
[0][1] <=  
get_exclusive_line_possibilities  
(
```

1078

1079

1080

1081

1082

```
candidate_line_cols_reg  
[0][2] <=  
get_exclusive_line_possibilities  
(
```

1083

1084

1085

1086

1087
1088

end
4, d1:

```
1089                               begin  
1090                               candidate_line_rows_reg  
1091                               [1][0]  <=
```

1093

1094

1095

```
candidate_line_rows_reg  
[1][1] <=  
get_exclusive_line_possibilities  
(
```

1096

1097

1098

1099

1100

```
candidate_line_rows_reg  
[1][2] <=  
get_exclusive_line_possibilities  
(
```

1101

1102

1103

1104

1105

```
candidate_line_cols_reg  
[1][0] <=  
get_exclusive_line_possibilities  
(
```

1106

1107

1108

1109

1110

```
candidate_line_cols_reg  
[1][1] <=  
get_exclusive_line_possibilities  
(
```

1111

1112

1113

1114

1115

```
candidate_line_cols_reg  
[1][2] <=  
get_exclusive_line_possibilities  
(
```

1116

1117

1118

1119

```
1120           end
1121       4'd2:
1122           begin
1123               candidate_line_rows_reg
1124                   [2][0] <=
1125                       get_exclusive_line_possibilities
1126                           (
1127                               4'd2
1128                           );
```

1125

1126

1127

1128

```
candidate_line_rows_reg  
[2][1] <=  
get_exclusive_line_possibilities  
(
```

1129

1130

1131

1132

1133

```
candidate_line_rows_reg  
[2][2] <=  
get_exclusive_line_possibilities  
(
```

1134

1135

1136

1137

1138

```
candidate_line_cols_reg  
[2][0] <=  
get_exclusive_line_possibilities  
(
```

1139

1140

1141

1142

1143

```
candidate_line_cols_reg  
[2][1] <=  
get_exclusive_line_possibilities  
(
```

1144

1145

1146

1147

1148

```
candidate_line_cols_reg  
[2][2] <=  
get_exclusive_line_possibilities  
(
```

1149

1150

1151

1152

1153

1154

1155

1156

```
        end
4'd3:
begin
    candidate_line_rows_reg
        [3][0] <=
    get_exclusive_line_possibilities
    (

```

1157

1158

1159

1160

1161

```
candidate_line_rows_reg  
[3][1] <=  
get_exclusive_line_possibilities  
(
```

1162

1163

1164

1165

1166

```
candidate_line_rows_reg  
[3][2] <=  
get_exclusive_line_possibilities  
(
```

1167

1168

1169

1170

1171

```
candidate_line_cols_reg  
[3][0] <=  
get_exclusive_line_possibilities  
(
```

1172

1173

1174

1175

1176

```
candidate_line_cols_reg  
[3][1] <=  
get_exclusive_line_possibilities  
(
```

1177

1178

1179

1180

1181

```
candidate_line_cols_reg  
[3][2] <=  
get_exclusive_line_possibilities  
(
```

1182

1183

1184

1185

```
1186           end
1187       4'd4:
1188           begin
1189               candidate_line_rows_reg
1190                   [4][0] <=
1191                   get_exclusive_line_possibilities
1192                   (
1193
```


1192

1193

1194

```
candidate_line_rows_reg  
[4][1] <=  
get_exclusive_line_possibilities  
(
```

1195

1196

1197

1198

1199

```
candidate_line_rows_reg  
[4][2] <=  
get_exclusive_line_possibilities  
(
```

1200

1201

1202

1203

1204

```
candidate_line_cols_reg  
[4][0] <=  
get_exclusive_line_possibilities  
(
```

1205

1206

1207

1208

1209

```
candidate_line_cols_reg  
[4][1] <=  
get_exclusive_line_possibilities  
(
```

1210

1211

1212

1213

1214

```
candidate_line_cols_reg  
[4][2] <=  
get_exclusive_line_possibilities  
(
```

1215

1216

1217

1218

```
1219                                end
1220        4'd5:
1221        begin
1222            candidate_line_rows_reg
1223                [5][0] <=
1224                    get_exclusive_line_possibilities
1225                    (
1226
```

1223

1224

1225

1226

1227

```
candidate_line_rows_reg  
[5][1] <=  
get_exclusive_line_possibilities  
(
```

1228

1230

1231

1232

```
candidate_line_rows_reg  
[5][2] <=  
get_exclusive_line_possibilities  
(
```

1233

1234

1235

1236

1237

```
candidate_line_cols_reg  
[5][0] <=  
get_exclusive_line_possibilities  
(
```

1238

1239

1240

1241

1242

```
candidate_line_cols_reg  
[5][1] <=  
get_exclusive_line_possibilities  
(
```

1243

1244

1245

1246

1247

```
candidate_line_cols_reg  
[5][2] <=  
get_exclusive_line_possibilities  
(
```

1248

1249

1250

1251

1257

1258

1259

1260

```
candidate_line_rows_reg  
[6][1] <=  
get_exclusive_line_possibilities  
(
```

1261

1262

1263

1264

1265

```
candidate_line_rows_reg  
[6][2] <=  
get_exclusive_line_possibilities  
(
```

1266

1268

1269

1270

```
candidate_line_cols_reg  
[6][0] <=  
get_exclusive_line_possibilities  
(
```

1271

1272

1273

1274

1275

```
candidate_line_cols_reg  
[6][1] <=  
get_exclusive_line_possibilities  
(
```

1276

1277

1278

1279

1280

```
candidate_line_cols_reg  
[6][2] <=  
get_exclusive_line_possibilities  
(
```

1281

1282

1283

1284

```
1285                     end
1286         4'd7:
1287         begin
1288             candidate_line_rows_reg
1289             [7][0] <=
1290             get_exclusive_line_possibilities
1291             (
1292                 1'b1
1293             );
1294             if (candidate_line_rows_reg[7][0] == 1'b1)
1295                 candidate_line_rows_reg[7][0] = 1'b0;
1296             else
1297                 candidate_line_rows_reg[7][0] = 1'b1;
1298         end
1299     end
1300 
```

1290

1291

1292

1293

```
candidate_line_rows_reg  
[7][1] <=  
get_exclusive_line_possibilities  
(
```

1294

1295

1296

1297

1298

```
candidate_line_rows_reg  
[7][2] <=  
get_exclusive_line_possibilities  
(
```

1299

1300

1301

1302

1303

```
candidate_line_cols_reg  
[7][0] <=  
get_exclusive_line_possibilities  
(
```

1304

1306

1307

1308

```
candidate_line_cols_reg  
[7][1] <=  
get_exclusive_line_possibilities  
(
```

1309

1310

1311

1312

1313

```
candidate_line_cols_reg  
[7][2] <=  
get_exclusive_line_possibilities  
(
```

1314

1315

1316

1317

```
1318           end
1319           4'd8:
1320           begin
1321             candidate_line_rows_reg
1322               [8][0] <=
1323               get_exclusive_line_possibilities
1324               (
1325               
```

1324

1325

1326

```
candidate_line_rows_reg  
[8][1] <=  
get_exclusive_line_possibilities  
(
```

1327

1328

1329

1330

1331

```
candidate_line_rows_reg  
[8][2] <=  
get_exclusive_line_possibilities  
(
```

1332

1333

1334

1335

1336

```
candidate_line_cols_reg  
[8][0] <=  
get_exclusive_line_possibilities  
(
```

1337

1338

1339

1340

1341

```
candidate_line_cols_reg  
[8][1] <=  
get_exclusive_line_possibilities  
(
```

1342

1344

1345

1346

```
candidate_line_cols_reg  
[8][2] <=  
get_exclusive_line_possibilities  
(
```

1347

1348

1349

1350

```
1351                     end
1352             default: ;
1353         endcase
1354
1355         if (square_counter < 8)
1356             begin
1357                 square_counter <= square_counter + 1;
1358             end
1359             else
1360             begin
1361                 square_counter <= 0;
1362             end
1363         end
1364     end
1365
1366 // the lowest number of ones in the grid
1367 reg      [3:0]
1368     min_ones_reg;
1369 always @ (posedge clk_in)
1370 begin
1371     if (reset_in)
1372         begin
1373             min_ones_reg <= 4'd10;
1374             guess_number <= 16'b0;
1375             'RESET_PREVS(guess_col, 10);
1376             'RESET_PREVS(guess_row, 10);
1377             'RESET_PREVS(guesses, 0);
1378         end
1379         else
1380         begin
1381             if ((|error_detected) & (|guess_number))
1382                 begin //error at guess_number-1
1383                     min_ones_reg <= 4'd10;
1384                     guess_number <= guess_number - 1;
1385                     guesses[guess_number-1] <= 'GET_LSB(
1386                         pvr_prevs[guess_row[guess_number-1]]
1387                         [guess_col[guess_number-1]][
1388                         guess_number-1]);
1389                 end
1390             else if (timeout)
```

```

1387           begin
1388             // if ((guess_row[guess_number] == 10)
1389             //   & ~(done_out))
1390             // begin
1391               $display("INVALID GUESS");
1392               $finish;
1393             // end
1394             min_ones_reg <= 4'd10;
1395             guess_number <= guess_number + 1;
1396           end
1397           if ( ( (number_of_ones_in_mask < min_ones_reg)
1398                 && (number_of_ones_in_mask > 1) )
1399                 || (~valid_one_hot(pvr[row_counter][
1400                   col_counter]))
1401                   && valid_one_hot(pvr[guess_row[
1402                     guess_number]][guess_col[
1403                       guess_number]]) ) )
1404             begin
1405               min_ones_reg <=
1406               number_of_ones_in_mask;
1407               guesses[guess_number] <= 'GET_LSB(pvr
1408                 [row_counter][col_counter]);
1409               guess_col[guess_number] <= col_counter;
1410               guess_row[guess_number] <= row_counter;
1411             end
1412           end
1413         end
1414       endmodule

1  `timescale 1ns / 1ps
2 //`default_nettype none
3
4 module top(
5   input wire CLK_100M,
6   input wire [15:0] SW,
7   output wire [15:0] LED,
8   output wire RGB1_Blue, RGB1_Green, RGB1_Red,
9   output wire RGB2_Blue, RGB2_Green, RGB2_Red,
10  output wire [7:0] SEG, [7:0] AN, //7 segment LED display
11  input wire CPU_RESETN, BTNC, BTNU, BTNL, BTNR, BTND, //buttons
12  inout wire [7:0] JA, JB, JC, JD, //PMOD headers
13  //input wire [3:0] XA_N, XA_P, //analog inputs
14  output wire [3:0] VGA_R, VGA_G, VGA_B, //VGA outputs
15  output wire VGA_HS, VGA_VS
16 );
17 localparam GRID_SIZE = 9;
18
19   wire reset;
20 //   assign reset = 0;
21
22   wire video_clk;
23
24   wire VGA_VSYNC;
25   assign VGA_VS = VGA_VSYNC;
26
27   //camera signals
28   wire camera_pwdn;
29   wire camera_clk_in;

```

```
30     wire camera_clk_out;
31     wire [7:0] camera_dout;
32     wire camera_scl, camera_sda;
33     wire camera_vsync, camera_hsync;
34     wire [15:0] camera_pixel;
35     wire camera_pixel_valid;
36     wire camera_reset;
37     wire camera_frame_done;
38
39     assign camera_clk_in = video_clk;
40     assign camera_pwdn = 0;
41     assign camera_reset = 1'b1; //~reset;
42
43 //assign camera outputs
44     assign JA[0] = camera_pwdn;
45     assign camera_dout[0] = JA[1];
46     assign camera_dout[2] = JA[2];
47     assign camera_dout[4] = JA[3];
48     assign JA[4] = camera_reset;
49     assign camera_dout[1] = JA[5];
50     assign camera_dout[3] = JA[6];
51     assign camera_dout[5] = JA[7];
52
53     assign camera_dout[6] = JB[0];
54     assign JB[1] = camera_clk_in;
55     assign camera_hsync = JB[2];
56     assign JB[3] = camera_sda;
57     assign camera_dout[7] = JB[4];
58     assign camera_clk_out = JB[7];
59     assign camera_vsync = JB[5];
60 //assign JB[7] = camera_scl;
61
62     wire [11:0] memory_read_data;
63     wire [11:0] memory_write_data;
64
65     wire [18:0] video_read_addr;
66     wire [18:0] memory_read_addr;
67     wire [18:0] img_read_addr;
68
69 //    assign img_read_addr = 0;
70
71     wire [18:0] memory_write_addr;
72     wire memory_write_enable;
73
74 // No longer camera shit lmao
75
76 // instantiate 7-segment display;
77     wire [31:0] data;
78     wire [6:0] segments;
79     display_8hex display(.clk(video_clk), .data(data), .seg(segments), .
80         strobe(AN));
81     assign SEG[6:0] = segments;
82     assign SEG[7] = 1'b1;
83
84     reg [3:0] state = 1;
85
86     // 104
87     reg [9:0] x1 = 110;
```

```

87     reg [9:0] y1 = 24;
88     reg [9:0] x2 = 541;
89     reg [9:0] y2 = 455;
90
91 // Synchronizers and power-on-reset
92
93 pwr_reset reset_1 (.clk(CLK_100M), .reset_input(SW[15]), .reset(
94   reset));
95
96 // FSM shit
97
98
99 wire [323:0] recg_sudoku;
100
101 reg [4*(GRID_SIZE)*(GRID_SIZE)-1:0] board = {4'd0, 4'd0, 4'd4, 4'd0
102   , 4'd0, 4'd0, 4'd0, 4'd9, 4'd0,
103   4'd0, 4'd1, 4'd0, 4'd0, 4'd0, 4'd5, 4'
104   d8, 4'd0, 4'd0,
105   4'd8, 4'd6, 4'd0, 4'd0, 4'd0, 4'd0, 4'
106   d1, 4'd0, 4'd0,
107   4'd0, 4'd3, 4'd0, 4'd0, 4'd0, 4'd1, 4'
108   d0, 4'd0, 4'd0,
109   4'd0, 4'd0, 4'd7, 4'd5, 4'd4, 4'd0, 4'
110   d0, 4'd0, 4'd0,
111   4'd0, 4'd0, 4'd0, 4'd7, 4'd0, 4'd0, 4'
112   d0, 4'd5, 4'd0,
113   4'd0, 4'd0, 4'd2, 4'd0, 4'd9, 4'd0, 4'
114   d0, 4'd7, 4'd0,
115   4'd0, 4'd0, 4'd0, 4'd0, 4'd0, 4'd6, 4'
116   d3, 4'd0, 4'd0,
117   4'd0, 4'd0, 4'd0, 4'd0, 4'd0, 4'd0, 4'
118   d0, 4'd0, 4'd8};
119
120
121 reg [3:0] selected_x = 4;
122 reg [3:0] selected_y = 4;
123
124 reg [4:0] reset_reg = 0;
125 always @(posedge video_clk)
126 begin
127   reset_reg = {reset_reg[3], reset_reg[2], reset_reg[1],
128     reset_reg[0], (btnc_rise && state == SOLVING)};
129 end
130
131
132 wire [323:0] board_solved_100m;
133 wire done_100m;
134 wire sudoku_invalid_100m;
135
136
137 // synchronize sync_1 (.clk(CLK_100M), .in(board), .out(board_sync))
138 ;
139
140 sudoku_solver my_love(.clk_in(video_clk), .reset_in(reset_reg[4]),
141   .board_in(board), .board_out(board_solved), .done_out(
142     sudoku_done), .invalid_out(sudoku_invalid));

```

```

131
132 //      synchronize sync_2 (.clk(video_clk), .in(board_solved_100m), .out
133 //      (board_solved));
134 //      synchronize sync_3 (.clk(video_clk), .in(done_100m), .out(
135 //      sudoku_done));
136 //      synchronize sync_4 (.clk(video_clk), .in(sudoku_invalid_100m), .out
137 //      (sudoku_invalid));
138
139
140
141
142
143
144
145
146
147
148
149     assign state_out = state;
150
151     wire btnc_cln;
152     wire btnl_cln;
153     wire btnr_cln;
154     wire btnu_cln;
155     wire btnd_cln;
156
157     debounce deb_btnc (.clk(video_clk), .reset(reset), .noisy(BTNC), .
158     clean(btnc_cln));
159
160     debounce deb_btnl (.clk(video_clk), .reset(reset), .noisy(BTNL), .
161     clean(btnl_cln));
162     debounce deb_btnr (.clk(video_clk), .reset(reset), .noisy(BTNR), .
163     clean(btnr_cln));
164     debounce deb_btnu (.clk(video_clk), .reset(reset), .noisy(BTNU), .
165     clean(btnu_cln));
166     debounce deb_btnd (.clk(video_clk), .reset(reset), .noisy(BTND), .
167     clean(btnd_cln));
168
169     wire btnc_held;
170
171     debounce #(.DELAY(1_000_000)) deb_btnc_held (.clk(video_clk), .
172     reset(reset), .noisy(BTNC), .clean(btnc_held));
173
174 //     assign LED[15] = btnc_held;
175
176     wire btl_rise;
177     wire btr_rise;
178     wire btu_rise;
179     wire btd_rise;
180
181     rise btl_rise_1 (.clk(video_clk), .in(btnl_cln), .out(btnl_rise));
182     rise btr_rise_1 (.clk(video_clk), .in(btnr_cln), .out(btr_rise));
183     rise btu_rise_1 (.clk(video_clk), .in(btlu_cln), .out(btu_rise));
184     rise btd_rise_1 (.clk(video_clk), .in(btnd_cln), .out(btd_rise));

```

```
180     reg frame_parser_start = 0;
181
182     reg last_btnc = 0;
183     wire btnc_rise = (btnc_cln && ~last_btnc);
184
185     wire clk_ps;
186     clk_prescale clk_prescale_1 (.clk(video_clk), .clk_ps(clk_ps));
187     wire frame_parser_done;
188     reg char_rec_start = 0;
189
190     reg frame_parser_started = 0;
191     reg char_rec_started = 0;
192     wire char_rec_done;
193
194     reg[3:0] tutorial_guess = 1;
195
196     always @(posedge video_clk) begin
197         if(SW[15]) begin
198             state <= 0;//IDLE;
199             frame_parser_started <= 0;
200             char_rec_started <= 0;
201         end
202
203         else if (VGA_VS) begin
204             case(state)
205                 IDLE: begin
206                     if(btnc_rise) begin
207                         state <= CHOOSE_XY1;
208                     end
209                 end
210                 CHOOSE_XY1: begin
211                     if(btnc_rise) begin
212                         state <= CHOOSE_XY2;
213                     end else if(clk_ps) begin
214                         if (btndl_cln) begin
215                             x1 <= x1 - 1;
216                         end else if (bt(nr_cln) begin
217                             x1 <= x1 + 1;
218                         end else if (bt(nu_cln) begin
219                             y1 <= y1 - 1;
220                         end else if (bt(nd_cln) begin
221                             y1 <= y1 + 1;
222                         end
223                     end
224                 end
225                 CHOOSE_XY2: begin
226                     if(btnc_rise) begin
227                         state <= RESIZING;
228                     end else if(clk_ps) begin
229                         if (btndl_cln) begin
230                             x2 <= x2 - 1;
231                         end else if (bt(nr_cln) begin
232                             x2 <= x2 + 1;
233                         end else if (bt(nu_cln) begin
234                             y2 <= y2 - 1;
235                         end else if (bt(nd_cln) begin
236                             y2 <= y2 + 1;
237                         end
```

```
238         end
239     end
240     RESIZING: begin
241         if(btnr_cln) begin
242             frame_parser_start <= 1;
243             frame_parser_started <= 1;
244         end else begin
245             frame_parser_start <= 0;
246         end
247
248     ///
249     ///
250     ///
251     ///
252
253     if(~frame_parser_started) begin
254         frame_parser_start <= 1;
255         frame_parser_started <= 1;
256     end
257
258     RECOGNIZING: begin
259     ///
260     ///
261     ///
262     ///
263
264         if(btnl_cln) begin
265             char_rec_start <= 1;
266             char_rec_started <= 1;
267         end
268
269         if(char_rec_done && char_rec_started) begin
270             board <= recg_sudoku;
271             state <= FIXING;
272         end
273     end
274     CONFIRMING: begin
275         if(btnl_rise) begin
276             x1 <= x1 - 1;
277             x2 <= x2 - 1;
278             state <= RESIZING;
279             frame_parser_started <= 0;
280             char_rec_started <= 0;
281         end else if (btnr_rise) begin
282             x1 <= x1 + 1;
283             x2 <= x2 + 1;
284             state <= RESIZING;
285             frame_parser_started <= 0;
286             char_rec_started <= 0;
287         end else if (btnc_rise) begin
288             y1 <= y1 - 1;
289             y2 <= y2 - 1;
290             state <= RESIZING;
291             frame_parser_started <= 0;
292             char_rec_started <= 0;
293         end else if (btnd_rise) begin
294             y1 <= y1 + 1;
295             y2 <= y2 + 1;
```

```

296         state <= RESIZING;
297         frame_parser_started <= 0;
298         char_rec_started <= 0;
299     end else if (btnc_rise) begin
300         state <= FIXING;
301     end
302 end
303 FIXING: begin
304     if(SW[14]) begin
305         if(btlu_rise) begin
306             board[(4 * (selected_x + (selected_y *
307                 GRID_SIZE)))+3-:4] =
308                 board[(4 * (selected_x + (selected_y *
309                     GRID_SIZE)))+3-:4] < 9 ?
310                     {board[(4 * (selected_x + (selected_y *
311                         GRID_SIZE)))+3-:4] + 1} : 0;
312         end else if (btnd_rise) begin
313             board[(4 * (selected_x + (selected_y *
314                 GRID_SIZE)))+3-:4] =
315                 board[(4 * (selected_x + (selected_y *
316                     GRID_SIZE)))+3-:4] > 0 ?
317                     {board[(4 * (selected_x + (selected_y *
318                         GRID_SIZE)))+3-:4] - 1} : 9;
319         end
320     end else begin
321         if(btnl_rise && selected_x > 0) begin
322             selected_x <= selected_x - 1;
323         end else if (btnr_rise && selected_x < 8) begin
324             selected_x <= selected_x + 1;
325         end else if (btlu_rise && selected_y > 0) begin
326             selected_y <= selected_y - 1;
327         end else if (btnd_rise && selected_y < 8) begin
328             selected_y <= selected_y + 1;
329         end else if (btnc_held) begin
330             state <= SOLVING;
331         end
332     end
333 end
334 ///
335 ///
336 ///
337 OUTPUT: begin
338     if(sudoku_invalid) begin
339         state <= FIXING;
340     end
341     if(SW[14]) begin
342         state <= TUTORIAL;
343     end
344 end
345 TUTORIAL: begin
346     if(SW[14]) begin
347         if(btlu_rise) begin
348             if(tutorial_guess < 9) tutorial_guess <=
349                 tutorial_guess + 1;
350         end else if (btnd_rise) begin
351             if(tutorial_guess > 0) tutorial_guess <=

```

```

347                     tutorial_guess - 1;
348             end else if (btnc_rise) begin
349                 board[(4 * (selected_x + (selected_y *
350                             GRID_SIZE)))+3-:4] = tutorial_guess;
351             end else if (btln_rise) begin
352                 board[(4 * (selected_x + (selected_y *
353                             GRID_SIZE)))+3-:4] = 0;
354             end
355         end else begin
356             if(btln_rise && selected_x > 0) begin
357                 selected_x <= selected_x - 1;
358             end else if (btnr_rise && selected_x < 8) begin
359                 selected_x <= selected_x + 1;
360             end else if (btnu_rise && selected_y > 0) begin
361                 selected_y <= selected_y - 1;
362             end else if (btnd_rise && selected_y < 8) begin
363                 selected_y <= selected_y + 1;
364             end
365         end
366     end
367     endcase
368 end
369
370 // assign wrong_guess = SW[4];
371 // Camera shit
372
373 //clock generation
374 video_clk video_clk_1 (
375     .clk_in1(CLK_100M),
376     .clk_out1(video_clk)
377 );
378
379 wrong_guess_gen wrong_guess_gen_1 (
380     .input_board(board),
381     .solved_board(board_solved),
382     .state(state),
383     .wrong_guess(wrong_guess));
384
385 camera camera_1 (
386     .video_clk(video_clk),
387     .camera_start(SW[15]),
388     .sioc(JB[6]),
389     .siod(JB[3]),
390     .capture_frame(state == 0),
391     .camera_vsync(camera_vsync),
392     .camera_hsync(camera_hsync),
393     .camera_dout(camera_dout),
394     .camera_clk(camera_clk_out),
395     .camera_pixel(camera_pixel),
396     .camera_pixel_valid(camera_pixel_valid),
397     .camera_frame_done(camera_frame_done),
398     .memory_write_data(memory_write_data),
399     .memory_write_addr(memory_write_addr),
400     .memory_write_enable(memory_write_enable));

```

```

402
403     wire[11:0] rescaled_pix_data;
404     wire[11:0] rescaled_fb_dout;
405     wire switch_vid = SW[1];
406
407     wire[9:0] hcount;
408     wire[9:0] vcount;
409     wire blank;
410     wire use_staff = SW[10];
411
412     videoPlayback videoPlayback_1 (
413         .pixel_data(memory_read_data),
414         .rescaled_pix_data(rescaled_fb_dout),
415         .video_clk(video_clk),
416         .memory_addr(video_read_addr),
417         .vsync(VGA_VSYNC),
418         .hsync(VGA_HS),
419         .hcount_out(hcount),
420         .vcount_out(vcount),
421         .blank_out(blank),
422         .video_out({VGA_R, VGA_G, VGA_B}),
423         .x1(x1), .y1(y1), .x2(x2), .y2(y2),
424         .state(state),
425         .switch_vid(switch_vid),
426         .board_in((state == OUTPUT) ? board_solved : board),
427         .selected_x(selected_x),
428         .selected_y(selected_y),
429         .wrong_guess(wrong_guess),
430         .use_staff(use_staff)
431     );
432
433
434
435 // Memory shit
436
437 assign memory_read_addr = (state == 0 || state == 1 || state == 2)
438     ? video_read_addr : img_read_addr;
439
440 //frame buffer memory
441 frameBuffer frameBuffer_1 (
442     .clka(camera_clk_out),
443     .wea(memory_write_enable),
444     .addra(memory_write_addr),
445     .dina(memory_write_data),
446     .clkb(video_clk),
447     //.enb(1'b1),
448     .addrb(memory_read_addr),
449     .doutb(memory_read_data)
450 );
451
452 wire rescaled_fb_we;
453 wire[14:0] rescaled_fb_vid_addr = video_read_addr[14:0];
454 wire[14:0] rescaled_fb_write_addr;
455 wire[14:0] char_ram_addr;
456
457 wire[11:0] rescaled_fb_din;
458
459 wire[14:0] rescaled_fb_addr =

```

```

459         switch_vid
460             rescaled_fb_vid_addr :
461                 ((~(SW[2])) ? rescaled_fb_write_addr : char_ram_addr);
462
463     assign LED[0] = switch_vid;
464     assign LED[1] = (state == RESIZING);
465
466     frame_parser frame_parser_1 (
467         .clk(video_clk),
468         .start(frame_parser_start),
469         .x1(x1), .y1(y1),
470         .x2(x2), .y2(y2),
471
472         .img_read_data_in(memory_read_data),
473         .img_read_addr_out(img_read_addr),
474
475         .img_write_data_out(rescaled_fb_din),
476         .img_write_addr_out(rescaled_fb_write_addr),
477
478         .we_out(rescaled_fb_we),
479
480         .done(frame_parser_done)
481     );
482
483     rescaled_frame_buffer rescaled_fb_1 (
484         .clka(video_clk),
485         .addr(rescaled_fb_addr),
486         .dina(rescaled_fb_din),
487         .douta(rescaled_fb_dout),
488         .wea(rescaled_fb_we));
489
490     char_rec char_rec_1 (
491         .clk(video_clk),
492         .start(char_rec_start),
493         .done(char_rec_done),
494         .img_ram_addr(char_ram_addr),
495         .img_ram_data(rescaled_fb_dout),
496         .recg_sudoku(recg_sudoku));
497
498     assign LED[2] = sudoku_done;
499     assign data[3:0] = state;
500     assign data[31:28] = tutorial_guess;
501 endmodule

1 module video_playback(
2     input wire [11:0] pixel_data,
3     input wire [11:0] rescaled_pix_data,
4     input wire video_clk,
5     output wire [18:0] memory_addr,
6     output reg vsync,
7     output reg hsync,
8     output wire [11:0] video_out,
9     output [9:0] hcount_out,
10    output [9:0] vcount_out,
11    output blank_out,
12    input [9:0] x1, y1,
13    input [9:0] x2, y2,

```

```
14     input[3:0] state,
15     input switch_vid,
16     input[323:0] board_in,
17     input[3:0] selected_x,
18     input[3:0] selected_y,
19     input wrong_guess,
20     input use_staff
21 );
22
23     'include "display_lib.v"
24
25 parameter IDLE = 0;
26 parameter CHOOSE_XY1 = 1;
27 parameter CHOOSE_XY2 = 2;
28 parameter TARGET_WIDTH = 144;
29
30 localparam SCREEN_WIDTH = 640;
31 localparam SCREEN_HEIGHT = 480;
32 localparam CELL_PIXELS = 48;
33 localparam GRID_PIXELS = CELL_PIXELS*9;
34 localparam GRID_START_X = (SCREEN_WIDTH - GRID_PIXELS)/2;
35 localparam GRID_START_Y = (SCREEN_HEIGHT - GRID_PIXELS)/2;
36
37 // horizontal: 800 pixels total
38 // display 640 pixels per line
39 reg hblank,vblank;
40 wire hsynccon,hsyncoff,hreset,hblankon;
41 reg [9:0] hcount = 0;
42 reg [9:0] vcount = 0;
43 reg blank;
44
45 assign blank_out = blank;
46 assign hcount_out = hcount;
47 assign vcount_out = vcount;
48
49 wire[11:0] rgb_out;
50
51 display_grid #(.CELL_PIXELS(CELL_PIXELS)) display_grid_1 (
52     .clk_in(video_clk),
53     .x_in(hcount - GRID_START_X),
54     .y_in(vcount - GRID_START_Y),
55     .board_in(board_in),
56     .rgb_out(rgb_out),
57     .selected_x(selected_x),
58     .selected_y(selected_y),
59     .state(state),
60     .use_staff(use_staff));
61
62 //kludges to fix frame alignment due to memory access time
63 reg blank_delay;
64 reg blank_delay_2;
65 reg hsync_pre_delay;
66 reg hsync_pre_delay_2;
67 reg vsync_pre_delay;
68 reg vsync_pre_delay_2;
69
70 wire[11:0] sudoku_rgb;
71
```

```

72     assign sudoku_rgb = 'INSIDE(hcount ,
73                               vcount ,
74                               GRID_START_X ,
75                               GRID_START_Y ,
76                               GRID_PIXELS ,
77                               GRID_PIXELS) ? rgb_out : (wrong_guess) ?
78                               12'hF00 : 12'h000;
79
80 // Excessive? Maybe.
81 assign video_out = blank_delay_2
82           ? 12'b0
83           : (state == 5 && (hcount > GRID_START_Y +
84           GRID_PIXELS || hcount < GRID_START_X)) ? 12'hFFF :
85           (state == 5 || state == 6 || state == 7 || state
86           == 8 || state == 9) ? sudoku_rgb :
87           (switch_vid)
88           ?
89           (rescaled_pix_data[3:0] + rescaled_pix_data[7
90           :4] + rescaled_pix_data[11:8] > 20 ? 12'hFFF
91           : 12'h000) :
92           ((hcount == x1 || vcount == y1) && state ==
93             CHOOSE_XY1) ? ~pixel_data :
94             ((hcount == x2 || vcount == y2) && state ==
95               CHOOSE_XY2) ? ~pixel_data :
96               ((hcount == x1 || vcount == y1) && state ==
97                 CHOOSE_XY2) ? 12'hF00
98               : pixel_data;
99
100
101
102 assign hblankon = (hcount == 639); //blank after display width
103 assign hsynccon = (hcount == 655); // active video + front porch
104 assign hsyncoff = (hcount == 751); //active video + front portch +
105   sync
106 assign hreset = (hcount == 799); //plus back porch
107
108 // vertical: 525 lines total
109 // display 480 lines
110 wire vsynccon,vsyncoff,vreset,vblankon;
111 assign vblankon = hreset & (vcount == 479);
112 assign vsynccon = hreset & (vcount == 489);
113 assign vsyncoff = hreset & (vcount == 491);
114 assign vreset = (hreset & (vcount == 524));
115
116 // sync and blanking
117 wire next_hblank,next_vblank;
118 assign next_hblank = hreset ? 0 : hblankon ? 1 : hblank;
119 assign next_vblank = vreset ? 0 : vblankon ? 1 : vblank;
120 // trust in this line
121 assign memory_addr = (switch_vid) ? (((hcount < TARGET_WIDTH) && (
122   vcount < TARGET_WIDTH)) ? hcount+(vcount*TARGET_WIDTH) : 0) :
123   hcount+(vcount*640);
124
125 always @(posedge video_clk) begin
126   blank_delay <= blank;
127   blank_delay_2 <= blank_delay;
128   hsync_pre_delay_2 <= hsync_pre_delay;
129   vsync_pre_delay_2 <= vsync_pre_delay;
130   vsync <= vsync_pre_delay_2;

```

```
115     hsync <= hsync_pre_delay_2;
116     //hcount
117     hcount <= hreset ? 0 : hcount + 1;
118     hblank <= next_hblank;
119     hsync_pre_delay <= hsyncon ? 0 : hsyncoff ? 1 :
120         hsync_pre_delay; // active low
121
122     vcount <= hreset ? (vreset ? 0 : vcount + 1) : vcount;
123     vblank <= next_vblank;
124     vsync_pre_delay <= vsyncon ? 0 : vsyncoff ? 1 :
125         vsync_pre_delay; // active low
126
127     blank <= next_vblank | (next_hblank & ~hreset);
128   end
129 endmodule
130
131 'timescale 1ns / 1ps
132
133
134 module wrong_guess_gen(
135     input[323:0] input_board,
136     input[323:0] solved_board,
137     input[3:0] state,
138     output wrong_guess
139 );
140
141     wire[80:0] different;
142
143     genvar i;
144     generate
145
146     for(i = 0; i < 81; i = i + 1) begin: diff_gen
147         assign different[i] = (input_board[(4 * i) + 3:-4] != solved_board[
148             (4 * i) + 3:-4]) && (input_board[(4 * i) + 3:-4]);
149     end
150     endgenerate
151
152     assign wrong_guess = (~different) && (state == 9);
153 endmodule
```